Skyworks Solutions Inc. SI5351A-B06887-GTR
- Part No.:
- SI5351A-B06887-GTR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5351A-B06887-GTR.pdf
- Description:
- I2C PROG, ANY FREQUENCY, ANY OUT
- Quantity:
- Payment:

- Shipping:

Inventory:1,938
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351A-B06887-GTR from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated VCXO, designed to replace crystals, crystal oscillators, and discrete PLLs in cost-sensitive embedded systems. It delivers up to eight independent, non-integer-related frequencies from 2.5 kHz to 200 MHz with 0 ppm synthesis error, operates from a 25 or 27 MHz crystal, and supports configurable output voltages (1.8/2.5/3.3 V) for mixed-signal timing in networking and audio/video equipment.
For engineers reviewing the SI5351A-B06887-GTR datasheet, SI5351A-B06887-GTR pinout, SI5351A-B06887-GTR application, or SI5351A-B06887-GTR equivalent, this device offers verified VCXO linearity (±5% gain error), low period jitter (70 ps pk-pk, all outputs active), glitchless frequency reprogramming, and I²C-based per-output spread spectrum control - critical for EMI reduction in compact PCB layouts.
Technical Context
The SI5351A-B06887-GTR implements a dual-PLL architecture (PLLA + PLLB) with high-resolution MultiSynth fractional dividers per output, enabling independent frequency synthesis without integer constraints. Its VCXO path uses a voltage-controlled crystal oscillator referenced to the same 25/27 MHz crystal, eliminating external pullable crystals while maintaining ±240 ppm total pull range at 3.3 V.
Each of the eight CMOS outputs features programmable rise/fall time, static phase offset, and separate VDDO supply pins for level translation. The device supports both free-running (XTAL-only) and VCXO-synchronized operation, with I²C register access to all synthesis parameters, OEB control, and SSEN spread-spectrum enable.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 8 independent CMOS clock outputs (CLK0–CLK7) |
| Frequency range | 2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously |
| VCXO pull range | Configurable ±240 ppm at 3.3 V, linear across 10–90% VDD |
| Period jitter | 70 ps pk-pk (typical, all 8 outputs active, default drive strength) |
| Supply flexibility | Core VDD = 2.5 V or 3.3 V; each output group has dedicated VDDO = 1.8/2.5/3.3 V |
| I²C interface | Standard/Fast mode (100/400 kbps); supports register-level per-output spread spectrum and phase offset |
| Crystal reference | 25 MHz or 27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF) |
Pinout & Package
SI5351A-B06887-GTR is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5351A 20-pin QFN specification (Rev. 1.3, Section 10.1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA, XB | Crytal oscillator input | Connects to 25/27 MHz AT-cut crystal; internal load caps configurable via register 183 |
| VDD, VDDOx | Power supplies | VDD powers core logic; VDDOA/VDDOB/VDDOC/VDDOD independently power output banks A–D (2 outputs each) |
| SCL, SDA | I²C interface | Standard bidirectional I²C bus (VDDI2C = 2.25–3.63 V); supports register writes for full configuration |
| OEB | Output enable | Active-low global output disable; asynchronous assertion stops all clocks without reset |
| CLK0–CLK7 | CMOS clock outputs | Eight buffered outputs; each configurable for frequency, duty cycle, rise/fall time, and spread spectrum |
| VC | VCXO control voltage | Analog tuning input (0 to VDD); enables ±240 ppm frequency adjustment with linear gain (18–150 ppm/V) |
Key Features
| Feature | Design Value |
|---|---|
| 0 ppm frequency synthesis error | Exact frequency generation per output using fractional MultiSynth dividers - eliminates need for multiple crystals or custom oscillators |
| Glitchless frequency changes | Atomic register updates ensure seamless transitions between frequencies without clock interruptions or metastability |
| Per-output spread spectrum | Independent down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) modulation per CLKx - reduces EMI peaks in dense layouts |
| Static phase offset control | Programmable 333 ps/step phase shift per output - enables precise timing alignment across multiple clock domains |
| Low-power VCXO architecture | Replaces costly pullable crystals with standard 25/27 MHz parts while delivering ±240 ppm tuning range and ±5% linearity |
Applications
| Audio/Video Timing | Networking Equipment |
|---|---|
Use Scenario: Generating synchronized sample clocks (e.g., 24.576 MHz, 48 MHz, 74.25 MHz) for ADC/DAC, HDMI, and SPDIF interfaces in AV receivers and soundbars. IC Role / Device Role / Timing Role: Single-chip multi-frequency clock source replacing three discrete oscillators and reducing BOM count. Use Value: Eliminates inter-clock skew and jitter accumulation from multiple crystal sources; supports HCSL-compatible swing for legacy interface compatibility. | Use Scenario: Providing PCIe Gen1 reference clocks (100 MHz), Ethernet PHY clocks (25/125 MHz), and management controller clocks (33.333 MHz) in residential gateways and switches. IC Role / Device Role / Timing Role: Centralized clock generator with VCXO lock to system master reference for jitter-critical SerDes lanes. Use Value: Enables deterministic phase relationships between data and control clocks; meets PCIe Gen1 jitter spec (< 100 ps pk-pk) with measured 70 ps performance. |
| Laser Range Finder | Handheld Instrumentation |
Use Scenario: Delivering precise trigger and sampling clocks (e.g., 125 MHz for time-of-flight measurement, 28.322 MHz for signal processing) in portable laser distance meters. IC Role / Device Role / Timing Role: Low-jitter, battery-optimized clock source supporting dynamic frequency switching during burst-mode operation. Use Value: Achieves < 70 ps period jitter at full 8-output load - critical for sub-nanosecond time resolution - while consuming only 45 mA max at 3.3 V. | Use Scenario: Supplying variable-rate clocks (2.5 kHz–200 MHz) to microcontroller peripherals, ADCs, and display drivers in portable oscilloscopes and multimeters. IC Role / Device Role / Timing Role: Reconfigurable timing engine allowing firmware-driven clock scaling for power/performance trade-offs. Use Value: I²C programmability enables real-time clock rate adaptation without hardware changes; rise/fall time control optimizes signal integrity on high-impedance probe inputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351B-B-GM | Same 20-QFN package and 8-output capability; includes VCXO but lacks CLKIN input support | Requires VC tuning voltage; cannot synchronize to external reference clock | Preferred when system-level VC control is available and no external CLKIN is needed |
| Si5351C-B-GM | Same 20-QFN package and 8-output capability; adds CLKIN input but omits VC pin | Accepts 10–100 MHz external reference; no analog voltage tuning capability | Preferred when synchronization to existing system clock is required instead of VCXO pull range |
Compared with SI5351A-B06887-GTR, Si5351B-B-GM provides identical VCXO functionality but no CLKIN option, while Si5351C-B-GM supports external reference locking but removes VC tuning - making SI5351A-B06887-GTR the only variant offering both VCXO and CLKIN flexibility in the 8-output 20-QFN form factor.
Availability
SI5351A-B06887-GTR is available at Aetrix Electronics and suitable for networking equipment, audio/video timing systems, and handheld instrumentation requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5351A-B06887-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5351 family is engineered as a highly flexible, I²C-programmable clock generator platform targeting cost-sensitive applications that require replacement of multiple crystals, oscillators, and PLLs with a single configurable IC.
FAQ
What is the maximum number of unique frequencies above 112.5 MHz supported by SI5351A-B06887-GTR?
The SI5351A-B06887-GTR supports only two unique frequencies above 112.5 MHz simultaneously across its eight outputs. For example, 125 MHz and 130 MHz may be assigned to different outputs, but a third distinct frequency >112.5 MHz (e.g., 150 MHz) will not synthesize correctly. This limitation arises from internal PLL bandwidth and MultiSynth divider resource constraints documented in Table 7 of the Skyworks datasheet.
Does SI5351A-B06887-GTR require external load capacitors for the 25 MHz crystal?
No - SI5351A-B06887-GTR includes programmable internal load capacitance (0, 6, 8, or 10 pF) selectable via register 183 bits 7:6. A standard 25 MHz AT-cut crystal with 6–10 pF load requirement operates without external capacitors. Crystals requiring 12 pF load use ≤2 pF additional external capacitance (e.g., 4 pF total split across XA/XB), per AN551 and datasheet Section 4.1.1.
Can SI5351A-B06887-GTR generate a 100 MHz PCIe Gen1 reference clock?
Yes - SI5351A-B06887-GTR generates 100 MHz with 0 ppm error and meets PCIe Gen1 jitter requirements. Measured period jitter is 70 ps pk-pk (all outputs active), well below the 100 ps pk-pk limit. The device supports HCSL-compatible swing and can be configured with appropriate drive strength and termination to match PCIe Gen1 specifications.
How does the VC pin function in SI5351A-B06887-GTR?
The VC pin on SI5351A-B06887-GTR provides analog voltage control for the integrated VCXO, enabling frequency tuning from ±30 ppm to ±240 ppm (configurable) at 3.3 V supply. It exhibits highly linear gain (18–150 ppm/V) across 10–90% of VDD and supports modulation bandwidth up to 10 kHz. All eight outputs track the same VC input, allowing synchronized tuning across multiple clock domains.
Is SI5351A-B06887-GTR pin-compatible with other Si5351 variants in the 20-QFN package?
Yes - SI5351A-B06887-GTR shares identical 20-pin QFN (4×4 mm) mechanical footprint and pinout with Si5351B-B-GM and Si5351C-B-GM. All three variants use the same pin assignments for XA/XB, VDD/VDDOx, SCL/SDA, OEB, CLK0–CLK7, and VC (or CLKIN on Si5351C). This allows direct PCB reuse across A/B/C versions when board layout accommodates unused pins.
SI5351A-B06887-GTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5351A-B06887-GTR FAQ
1.How can I place an order for SI5351A-B06887-GTR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351A-B06887-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351A-B06887-GTR reliable?
The price and inventory of SI5351A-B06887-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B06887-GTR is usually 5 days.
3.What payment methods are accepted for SI5351A-B06887-GTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B06887-GTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351A-B06887-GTR?
SI5351A-B06887-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351A-B06887-GTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351A-B06887-GTR?
For technical support, including SI5351A-B06887-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B06887-GTR requirements.
6.How does Aetrix verify that SI5351A-B06887-GTR is sourced from the original manufacturer or authorized distributors?
All SI5351A-B06887-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B06887-GTR meets industry standards.
7.What is the process for return or replacement of SI5351A-B06887-GTR?
All SI5351A-B06887-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B06887-GTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351A-B06887-GTR part is unused and in its original packaging.
Return procedure for SI5351A-B06887-GTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351A-B06887-GTR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
