Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5351A-B07555-GTR

Name: SI5351A-B07555-GTR
Brand: Skyworks Solutions Inc.
SKU: SI5351A-B07555-GTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5351A-B07555-GTR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5351A-B07555-GTR.pdf

Description:: I2C PROG, ANY FREQUENCY, ANY OUT

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,971

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5351A-B07555-GTR from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated VCXO, designed to replace crystals, crystal oscillators, and discrete PLLs in cost-sensitive embedded systems. It delivers up to eight independent, non-integer-related frequencies from 2.5 kHz to 200 MHz with 0 ppm synthesis error, operates from a 25 or 27 MHz fixed-frequency crystal, and supports 1.8/2.5/3.3 V output voltage levels per bank for mixed-signal timing in audio/video equipment and networking gear.

For engineers reviewing the SI5351A-B07555-GTR datasheet, SI5351A-B07555-GTR pinout, SI5351A-B07555-GTR application, or SI5351A-B07555-GTR equivalent, this device offers verified VCXO linearity (±5% control voltage linearity), low period jitter (<70 ps pk-pk), configurable spread spectrum per output, glitchless frequency changes, and static phase offset control - all critical for PCIe Gen 1–compliant clocking and HCSL-compatible swing generation.

Technical Context

The SI5351A-B07555-GTR implements a dual-PLL architecture: PLL A accepts either the internal 25/27 MHz crystal oscillator or external CLKIN (10–100 MHz), while PLL B operates as a highly linear VCXO with tunable pull range (±30 to ±240 ppm) and 10–90% VDD control voltage linearity. Each PLL feeds eight independent MultiSynth fractional dividers, enabling exact frequency synthesis at each of the eight outputs without integer constraints.

Its output stage features separate VDDO pins (VDDOA–VDDOD) supporting per-bank voltage translation (1.8/2.5/3.3 V), programmable rise/fall time control, adjustable output delay, and support for HCSL-compatible swing. The device uses a 20-pin QFN (4×4 mm) package with thermal resistance θJA = 41 °C/W on a 4-layer board, and requires no external filtering due to excellent PSRR.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	8 independent CMOS clock outputs (CLK0–CLK7)
Frequency range	2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously allowed
Frequency accuracy	0 ppm synthesis error (exact fractional divider-based generation)
Period jitter	<70 ps pk-pk (typical, all 8 outputs active, default drive strength)
VCXO pull range	Configurable ±30 to ±240 ppm (at VDD = 3.3 V)
Supply voltages	Core VDD: 2.25–2.75 V or 3.0–3.6 V; Output VDDO: 1.71–1.89 V / 2.25–2.75 V / 3.0–3.6 V per bank
I²C interface	Standard/Fast mode (100/400 kbps); supports register-level configuration and real-time reprogramming

Pinout & Package

SI5351A-B07555-GTR is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5351A 20-pin QFN specification (Rev. 1.3, Section 10.1).

Pin/Terminal	Circuit Role	Design Meaning
XA, XB	Crystal input terminals	Accept 25 or 27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF)
SCL, SDA	I²C serial interface	Configure registers, update frequencies, enable/disable outputs, set spread spectrum per channel
OEB	Output enable bar	Active-low global output disable; enables hardware-controlled power-down of all clocks
VDD, VDDOA–VDDOD	Power supply inputs	VDD powers core logic; VDDOA–VDDOD independently bias four output banks (2 outputs each)
CLK0–CLK7	Differential-capable CMOS clock outputs	Each supports programmable drive strength, rise/fall time, and static phase offset
GND, EPAD	Ground reference and thermal path	EPAD must be soldered to PCB ground plane for thermal performance (θJA = 41 °C/W on 4-layer board)

Key Features

Feature	Design Value
VCXO integration	Eliminates need for external pullable crystal; provides ±240 ppm tuning range with ±5% linearity over 10–90% VDD
Per-output spread spectrum	Selectable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at 31.5 kHz modulation rate to reduce EMI
Glitchless frequency switching	Enables dynamic clock reconfiguration during system operation without output interruption or phase discontinuity
HCSL-compatible swing	Configurable output drive supports HCSL-level signaling (≈0.8 V differential) for direct PCIe Gen 1 clock tree interfacing
Static phase offset control	Adjustable phase step resolution of 333 ps per step across any output pair for skew alignment in multi-clock domain systems

Applications

Audio/Video Timing	Networking Equipment
Use Scenario: Generating synchronized pixel clocks (74.25 MHz), audio master clocks (24.576 MHz), and HDMI TMDS clocks (125 MHz) in AV receivers and set-top boxes. IC Role / Device Role / Timing Role: Single-chip replacement for multiple crystals and oscillators, delivering exact-frequency, low-jitter clocks with static phase alignment. Use Value: Reduces BOM count by 5+ discrete timing components while maintaining <70 ps period jitter and 0 ppm synthesis error across all domains.	Use Scenario: Providing PCIe Gen 1 reference clocks (100 MHz), Ethernet PHY clocks (25/125 MHz), and switch fabric timing in residential gateways and SMB switches. IC Role / Device Role / Timing Role: I²C-configurable clock source meeting PCIe Gen 1 jitter and SSC requirements with per-output spread spectrum control. Use Value: Enables single-device compliance with PCIe Gen 1 EMI limits and clock tolerance specs without layout-level filtering or additional VCXOs.
Laser Range Finders	Industrial Printers & Scanners
Use Scenario: Driving high-speed ADCs (125 MHz), FPGA logic clocks (48 MHz), and laser diode modulation signals (28.322 MHz) in handheld LIDAR modules. IC Role / Device Role / Timing Role: Low-power, 8-output clock generator with VCXO tuning for temperature-compensated timing stability. Use Value: Maintains ±240 ppm VCXO pull range and <70 ps jitter across –40°C to +85°C ambient, eliminating need for oven-controlled oscillators.	Use Scenario: Supplying parallel interface clocks (33.333 MHz), motor control PWM clocks (22.5792 MHz), and image sensor sampling clocks (27 MHz) in multifunction printers. IC Role / Device Role / Timing Role: Mixed-voltage clock hub supporting 1.8 V, 2.5 V, and 3.3 V logic domains from a single IC. Use Value: Per-bank VDDO pins (VDDOA–VDDOD) allow simultaneous 1.8 V sensor interface and 3.3 V MCU clocking without level shifters.

Audio/Video Timing

Networking Equipment

Use Scenario: Generating synchronized pixel clocks (74.25 MHz), audio master clocks (24.576 MHz), and HDMI TMDS clocks (125 MHz) in AV receivers and set-top boxes.

IC Role / Device Role / Timing Role: Single-chip replacement for multiple crystals and oscillators, delivering exact-frequency, low-jitter clocks with static phase alignment.

Use Value: Reduces BOM count by 5+ discrete timing components while maintaining <70 ps period jitter and 0 ppm synthesis error across all domains.

Use Scenario: Providing PCIe Gen 1 reference clocks (100 MHz), Ethernet PHY clocks (25/125 MHz), and switch fabric timing in residential gateways and SMB switches.

IC Role / Device Role / Timing Role: I²C-configurable clock source meeting PCIe Gen 1 jitter and SSC requirements with per-output spread spectrum control.

Use Value: Enables single-device compliance with PCIe Gen 1 EMI limits and clock tolerance specs without layout-level filtering or additional VCXOs.

Laser Range Finders

Industrial Printers & Scanners

Use Scenario: Driving high-speed ADCs (125 MHz), FPGA logic clocks (48 MHz), and laser diode modulation signals (28.322 MHz) in handheld LIDAR modules.

IC Role / Device Role / Timing Role: Low-power, 8-output clock generator with VCXO tuning for temperature-compensated timing stability.

Use Value: Maintains ±240 ppm VCXO pull range and <70 ps jitter across –40°C to +85°C ambient, eliminating need for oven-controlled oscillators.

Use Scenario: Supplying parallel interface clocks (33.333 MHz), motor control PWM clocks (22.5792 MHz), and image sensor sampling clocks (27 MHz) in multifunction printers.

IC Role / Device Role / Timing Role: Mixed-voltage clock hub supporting 1.8 V, 2.5 V, and 3.3 V logic domains from a single IC.

Use Value: Per-bank VDDO pins (VDDOA–VDDOD) allow simultaneous 1.8 V sensor interface and 3.3 V MCU clocking without level shifters.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351B-B-GM	Includes VCXO and supports both XTAL and voltage-tuned reference; same 8-output 20-QFN package	Required where external voltage-controlled tuning (e.g., PLL lock feedback) is needed instead of fixed-frequency crystal-only operation	Choose SI5351A-B07555-GTR when only crystal-referenced free-running clocks are required; select Si5351B-B-GM if VCXO tuning via analog control voltage is mandatory
Si5351C-B-GM	Supports external CLKIN (10–100 MHz) in addition to XTAL; adds INTR status pin and CLKIN input buffer	Used when synchronizing to an existing system reference (e.g., GPSDO, master clock) rather than using internal crystal	SI5351A-B07555-GTR is optimal for standalone crystal-based designs; Si5351C-B-GM suits systems requiring traceable synchronization to external timing sources

Compared with Si5351B-B-GM and Si5351C-B-GM, the SI5351A-B07555-GTR provides identical 8-output capability and jitter performance but omits VCXO tuning and external CLKIN support - simplifying design, reducing component count, and lowering cost in crystal-only applications.

Availability

SI5351A-B07555-GTR is available at Aetrix Electronics and suitable for audio/video equipment, networking/communication infrastructure, and industrial printing systems requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.

Supply support for SI5351A-B07555-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for wireless, automotive, and industrial markets.

The SI5351A-B07555-GTR belongs to Skyworks' Si5351 family of I²C-programmable clock generators, engineered to replace multiple discrete timing components with a single, flexible, low-jitter solution for cost-sensitive embedded systems.

FAQ

What is the maximum number of unique frequencies above 112.5 MHz that SI5351A-B07555-GTR can generate simultaneously?

The SI5351A-B07555-GTR supports only two unique frequencies above 112.5 MHz at the same time - for example, 125 MHz on CLK0 and 130 MHz on CLK1. Additional outputs above 112.5 MHz must duplicate one of those two frequencies. This limitation arises from internal PLL bandwidth and MultiSynth divider resolution constraints documented in Table 7 of the Skyworks Si5351A/B/C-B datasheet Rev. 1.3.

Does SI5351A-B07555-GTR support HCSL-compatible output swing?

Yes, SI5351A-B07555-GTR supports HCSL-compatible output swing through programmable drive strength and output impedance configuration. When configured for high-drive mode (50 Ω output impedance), it delivers ≈0.8 V differential swing suitable for direct connection to PCIe Gen 1 receivers without external termination or level-shifting circuitry.

Can SI5351A-B07555-GTR operate with a 2.5 V core supply and 1.8 V output supplies simultaneously?

Yes, SI5351A-B07555-GTR supports independent core and output supply rails: VDD may be set to 2.25–2.75 V (2.5 V nominal), while VDDOA–VDDOD can each be independently biased to 1.71–1.89 V (1.8 V nominal). This allows mixed-voltage system interfacing - e.g., 1.8 V FPGA I/O banks and 2.5 V legacy peripherals - from a single clock generator.

What is the guaranteed period jitter performance of SI5351A-B07555-GTR under full-load conditions?

Under full-load conditions (all 8 outputs active, default high-drive strength, CL = 5 pF), SI5351A-B07555-GTR guarantees period jitter ≤155 ps pk-pk and cycle-to-cycle jitter ≤150 ps pk, as specified in Table 7 of the Skyworks datasheet Rev. 1.3. Typical performance is ≤70 ps pk-pk, validated using the reference frequency plan: 33.333, 74.25, 27, 24.576, 22.5792, 28.322, 125, and 48 MHz.

Is external load capacitance required when using a 10 pF crystal with SI5351A-B07555-GTR?

No external load capacitance is required for a 10 pF crystal: SI5351A-B07555-GTR provides selectable internal load capacitance (0, 6, 8, or 10 pF) via register 183 bits 7:6. A 10 pF crystal should use the internal 10 pF setting. External capacitors are only needed for crystals requiring >10 pF load - e.g., 12 pF crystals require ≤2 pF additional external capacitance (≤4 pF total across XA/XB), per AN551 and datasheet Section 4.1.1.

SI5351A-B07555-GTR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5351A-B07555-GTR FAQ

1.How can I place an order for SI5351A-B07555-GTR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5351A-B07555-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5351A-B07555-GTR reliable?

The price and inventory of SI5351A-B07555-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B07555-GTR is usually 5 days.

3.What payment methods are accepted for SI5351A-B07555-GTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B07555-GTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5351A-B07555-GTR?

SI5351A-B07555-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5351A-B07555-GTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5351A-B07555-GTR?

For technical support, including SI5351A-B07555-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B07555-GTR requirements.

6.How does Aetrix verify that SI5351A-B07555-GTR is sourced from the original manufacturer or authorized distributors?

All SI5351A-B07555-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B07555-GTR meets industry standards.

7.What is the process for return or replacement of SI5351A-B07555-GTR?

All SI5351A-B07555-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B07555-GTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5351A-B07555-GTR part is unused and in its original packaging.

Return procedure for SI5351A-B07555-GTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…