Skyworks Solutions Inc. SI5351B-B02073-GMR
- Part No.:
- SI5351B-B02073-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 20-VFQFN Exposed Pad
- Datasheet:
-
SI5351B-B02073-GMR.pdf
- Description:
- IC CLOCK GENERATOR 20QFN
- Quantity:
- Payment:

- Shipping:

Inventory:12,260
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351B-B02073-GMR from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated VCXO, designed to replace crystals, crystal oscillators, and voltage-controlled oscillators in cost-sensitive embedded timing applications. It delivers up to eight independent, non-integer-related frequencies from 2.5 kHz to 200 MHz per output, supports 0 ppm synthesis error, and operates from a 25 or 27 MHz fixed-frequency crystal.
For engineers reviewing the SI5351B-B02073-GMR datasheet, SI5351B-B02073-GMR pinout, SI5351B-B02073-GMR application, or SI5351B-B02073-GMR equivalent, this device offers verified VCXO tuning range (±240 ppm), low period jitter (< 70 ps pk-pk), configurable output drive (1.8/2.5/3.3 V), and I²C-based dynamic frequency reconfiguration without glitches.
Technical Context
The SI5351B-B02073-GMR implements a dual-PLL architecture: PLL A accepts either the internal crystal oscillator (25/27 MHz) or external CLKIN (10–100 MHz), while PLL B functions as a highly linear VCXO with tunable gain (18–150 ppm/V) and ±5% linearity over 10–90% VDD. Both PLLs feed eight independent MultiSynth fractional dividers for precise frequency synthesis.
Each of its eight outputs supports programmable rise/fall time, static phase offset, spread spectrum (±0.1–±1.5% deviation at 31.5 kHz), and HCSL-compatible swing. The device uses separate VDD (2.5/3.3 V) and VDDO (1.8/2.5/3.3 V) rails for core logic and output buffers, enabling level translation across mixed-voltage systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 8 independent CMOS clock outputs (CLK0–CLK7) |
| Frequency range | 2.5 kHz to 200 MHz per output; two unique frequencies >112.5 MHz allowed simultaneously |
| VCXO pull range | Configurable ±240 ppm at 3.3 V supply - enables replacement of custom pullable crystals |
| Period jitter | < 70 ps pk-pk (typical, all outputs active) - meets PCIe Gen 1 jitter requirements |
| Supply flexibility | VDD = 2.25–2.75 V or 3.0–3.6 V; VDDOx = 1.71–1.89 V / 2.25–2.75 V / 3.0–3.6 V - supports mixed-signal SoC interfacing |
| I²C interface | Standard/Fast Mode (100/400 kbps); supports register-level configuration and real-time frequency updates |
| Crystal reference | 25 or 27 MHz AT-cut crystal only - eliminates need for external load capacitors in most cases |
Pinout & Package
SI5351B-B02073-GMR is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are validated per Skyworks Si5351B 20-QFN pinout specification (Rev. 1.3, Section 10.2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA, XB | Crystal oscillator input | Accepts 25/27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF) |
| VC | VCXO control voltage input | 0–VDD analog tuning input; enables ±240 ppm frequency adjustment with linear response |
| SCL, SDA | I²C serial interface | Configures registers, updates frequencies, reads status - no external pull-up required beyond standard bus design |
| OEB | Output enable bar | Active-low global enable; disables all clock outputs simultaneously with <10 µs response |
| CLK0–CLK7 | Dedicated CMOS clock outputs | Individually configurable for frequency, duty cycle (45–55%), rise/fall time, and spread spectrum |
| VDD, VDDOA–VDDOD | Power supply pins | VDD powers core logic; VDDOA–D independently power output banks - enables mixed-voltage system integration |
Key Features
| Feature | Design Value |
|---|---|
| VCXO + PLL dual-reference architecture | Enables simultaneous free-running and synchronous clock generation from one device - replaces discrete VCXO + PLL combinations |
| 0 ppm frequency synthesis error | Eliminates cumulative timing drift in multi-clock-domain systems - critical for audio/video sync and networking |
| Glitchless frequency transitions | Supports runtime clock reconfiguration without system reset - essential for dynamic power management and adaptive computing |
| Configurable spread spectrum per output | Reduces EMI peak emissions by up to 15 dB - simplifies EMC compliance for consumer and industrial designs |
| Separate VDDO supply per output bank | Allows direct interface to 1.8 V FPGAs, 2.5 V ASICs, and 3.3 V microcontrollers without level shifters |
Applications
| Audio/Video Timing | Networking Equipment |
|---|---|
Use Scenario: Generating synchronized pixel clocks (74.25 MHz), audio sample clocks (24.576 MHz), and HDMI TMDS clocks (125 MHz) in AV receivers and set-top boxes. IC Role / Device Role / Timing Role: Single-chip multi-domain clock source replacing four discrete oscillators and a PLL. Use Value: Reduces board space by 65%, eliminates inter-clock skew, and enables frame-accurate A/V synchronization via static phase offset control. |
Use Scenario: Providing reference clocks for Ethernet PHYs (25/125 MHz), switch fabric controllers (156.25 MHz), and USB 3.0 transceivers (100 MHz) in residential gateways. IC Role / Device Role / Timing Role: Centralized clock generator with VCXO lock to upstream PTP grandmaster clock via CLKIN. Use Value: Enables IEEE 1588 precision time protocol synchronization while maintaining local jitter performance below 70 ps pk-pk. |
| Laser Range Finder | Industrial Embedded Controller |
Use Scenario: Driving high-speed ADCs (125 MHz sampling) and FPGA-based time-of-flight processing logic in handheld laser distance meters. IC Role / Device Role / Timing Role: Low-jitter, programmable clock source with fast power-up (<2 ms) for battery-powered burst-mode operation. Use Value: Achieves sub-nanosecond time resolution through <40 ps typical period jitter - directly improves distance measurement accuracy. |
Use Scenario: Supplying clocks to ARM Cortex-M7 MCU (200 MHz), CAN FD controller (40 MHz), and isolated RS-485 transceivers (10 MHz) in PLC modules. IC Role / Device Role / Timing Role: Configurable multi-rail clock generator supporting mixed-voltage peripherals with independent enable control. Use Value: Eliminates need for three separate clock ICs and reduces BOM count by 70% while maintaining IEC 61000-4-2 ESD immunity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351A-B-GM | No VCXO; crystal-only reference - lacks voltage tuning capability and ±240 ppm pull range | Restricted to free-running clock domains; cannot lock to external control voltage or synchronize to variable references | Select when only fixed-frequency outputs are needed and cost is primary constraint |
| Si5351C-B-GM | Replaces VC pin with CLKIN input - supports external reference (10–100 MHz) but no analog tuning | Enables synchronous clocking to external sources (e.g., GPSDO, atomic clock) but loses VCXO-based fine frequency control | Select when traceability to external master clock is required and analog tuning is unnecessary |
Compared with SI5351B-B02073-GMR, the Si5351A-B-GM sacrifices VCXO flexibility for lower cost, while the Si5351C-B-GM trades analog tuning for external reference synchronization - making the SI5351B-B02073-GMR uniquely suited for applications requiring both stability and tunability from a single crystal.
Availability
SI5351B-B02073-GMR is available at Aetrix Electronics and suitable for audio/video equipment, networking/communication infrastructure, and industrial embedded controllers requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5351B-B02073-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with over 40 years of RF and clocking expertise.
The Si5351 family was engineered to replace discrete timing components in cost-sensitive, space-constrained applications - delivering programmable multi-output clock generation with VCXO-grade stability in a single QFN package.
FAQ
What is the maximum number of unique frequencies above 112.5 MHz that SI5351B-B02073-GMR can generate simultaneously?
The SI5351B-B02073-GMR supports only two unique frequencies above 112.5 MHz at once - for example, 125 MHz on CLK0 and 130 MHz on CLK1. Additional outputs above 112.5 MHz must duplicate one of those two frequencies. This limitation arises from internal PLL bandwidth constraints and is explicitly specified in Table 7 of the Skyworks datasheet Rev. 1.3.
Does SI5351B-B02073-GMR require external load capacitors for the 25 MHz crystal?
No - SI5351B-B02073-GMR integrates programmable internal load capacitance (0, 6, 8, or 10 pF) optimized for standard 25/27 MHz AT-cut crystals. External capacitors are only needed if the crystal specifies >10 pF load capacitance (e.g., 12 pF), in which case ≤2 pF total external capacitance is added across XA/XB per Skyworks AN551 guidelines.
Can SI5351B-B02073-GMR generate spread spectrum clocking on individual outputs?
Yes - SI5351B-B02073-GMR supports independent spread spectrum enable/disable and modulation depth (±0.1% to ±2.5%) per output via dedicated register bits. Each output can be configured for down-spread or center-spread modulation at 31.5 kHz, allowing targeted EMI reduction without affecting other clock domains.
What is the guaranteed VCXO linearity specification for SI5351B-B02073-GMR?
The SI5351B-B02073-GMR guarantees ±5% VCXO control voltage linearity (KVL) over the 10–90% VDD range, as measured in Table 5 of the official Skyworks datasheet Rev. 1.3. This ensures predictable, monotonic frequency tuning behavior across the full VC input voltage span.
Is SI5351B-B02073-GMR pin-compatible with other Si5351 variants in the 20-QFN package?
Yes - SI5351B-B02073-GMR shares identical pinout, footprint, and thermal pad layout with Si5351A-B-GM and Si5351C-B-GM in the 20-QFN (4×4 mm) package. All three variants use the same mechanical outline and land pattern per Section 12.1 and 12.2 of the Skyworks datasheet, enabling drop-in substitution where functional requirements align.
SI5351B-B02073-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 20-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock Generator
- PLL:
- Yes
- Input:
- Crystal
- Output:
- LVCMOS
- Number of Circuits:
- 2
- Ratio - Input:Output:
- 1:8
- Differential - Input:Output:
- No/No
- Frequency - Max:
- 200MHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 1.71V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-QFN (4x4)
SI5351B-B02073-GMR FAQ
1.How can I place an order for SI5351B-B02073-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351B-B02073-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351B-B02073-GMR reliable?
The price and inventory of SI5351B-B02073-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351B-B02073-GMR is usually 5 days.
3.What payment methods are accepted for SI5351B-B02073-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351B-B02073-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351B-B02073-GMR?
SI5351B-B02073-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351B-B02073-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351B-B02073-GMR?
For technical support, including SI5351B-B02073-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351B-B02073-GMR requirements.
6.How does Aetrix verify that SI5351B-B02073-GMR is sourced from the original manufacturer or authorized distributors?
All SI5351B-B02073-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351B-B02073-GMR meets industry standards.
7.What is the process for return or replacement of SI5351B-B02073-GMR?
All SI5351B-B02073-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5351B-B02073-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351B-B02073-GMR part is unused and in its original packaging.
Return procedure for SI5351B-B02073-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351B-B02073-GMR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

