Skyworks Solutions Inc. SI5351B-B04745-GM
- Part No.:
- SI5351B-B04745-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5351B-B04745-GM.pdf
- Description:
- I2C PROG, ANY FREQUENCY, ANY OUT
- Quantity:
- Payment:

- Shipping:

Inventory:2,351
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351B-B04745-GM from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated VCXO, designed to replace crystals, crystal oscillators, and voltage-controlled oscillators in cost-sensitive timing applications. It delivers up to eight non-integer-related frequencies from 2.5 kHz to 200 MHz per output, supports 0 ppm frequency synthesis error, operates from a 25 or 27 MHz fixed-frequency crystal, and features low period jitter (< 70 ps pk-pk) for precision timing in networking and audio/video systems.
For engineers reviewing the SI5351B-B04745-GM datasheet, SI5351B-B04745-GM pinout, SI5351B-B04745-GM application, or SI5351B-B04745-GM equivalent, key selection considerations include its dual-PLL + MultiSynth fractional divider architecture, VCXO tuning range (±240 ppm at 3.3 V), independent VDDO supply pins (1.8/2.5/3.3 V), and support for HCSL-compatible swing and spread-spectrum modulation per output.
Technical Context
The SI5351B-B04745-GM implements a two-stage synthesis architecture: PLL A (SSC-capable) and PLL B (VCXO-based), both fed by either an internal 25/27 MHz crystal oscillator or external CLKIN (10–100 MHz). Each PLL drives eight independent MultiSynth fractional dividers, enabling simultaneous generation of non-integer-related frequencies across all outputs.
It supports static phase offset control, glitchless frequency transitions, programmable rise/fall times, and configurable spread spectrum (down-spread: –0.1% to –2.5%; center-spread: ±0.1% to ±1.5%) at each output. The VCXO exhibits highly linear gain (18–150 ppm/V) and ±5% linearity over 10–90% VDD control voltage range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 8 independent CMOS clock outputs (CLK0–CLK7) |
| Frequency range | 2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously allowed |
| VCXO pull range | Configurable ±30 to ±240 ppm at 3.3 V core supply |
| Period jitter | < 70 ps pk-pk (typical, all outputs active, default drive strength) |
| Supply flexibility | Core VDD: 2.25–2.75 V or 3.0–3.6 V; Output VDDO: 1.71–1.89 V, 2.25–2.75 V, or 3.0–3.6 V (independent per bank) |
| I²C interface | Standard/Fast mode (100/400 kbps); supports register-level configuration and real-time reprogramming |
| Crystal reference | 25 MHz or 27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF) |
Pinout & Package
SI5351B-B04745-GM is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5351B 20-QFN pinout specification (Rev. 1.3, Section 10.2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core supply input | Supplies 2.25–2.75 V or 3.0–3.6 V to internal logic and PLLs; must power up before or concurrently with VDDOx |
| VDDOA–VDDOD | Output buffer supply banks | Four independent 1.71–1.89 V / 2.25–2.75 V / 3.0–3.6 V supplies for CLK0–CLK7; enable level translation and mixed-voltage system interfacing |
| CLK0–CLK7 | Differential-capable CMOS clock outputs | Eight programmable outputs supporting HCSL-compatible swing; each configurable for spread spectrum, phase offset, and rise/fall time |
| XA, XB | Crysal oscillator inputs | Accept 25 or 27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF); no external caps required for standard 6–10 pF crystals |
| VC | VCXO control voltage input | 0 to VDD analog tuning input; enables ±240 ppm frequency adjustment with high linearity (±5%) and 10–90% VDD operating range |
| SCL, SDA | I²C serial interface | Two-wire bus (100/400 kbps) for full register access, real-time frequency updates, and configuration storage in volatile RAM |
| OEB | Output enable bar | Active-low global output disable; allows synchronous clock gating without affecting internal PLL lock state |
| R0–R7 | Reference clock outputs | Internal reference clocks routed to outputs; used for debug, test, or cascading configurations |
Key Features
| Feature | Design Value |
|---|---|
| VCXO integration | Eliminates need for external pullable crystal; achieves ±240 ppm tuning range using standard 25/27 MHz AT-cut crystal |
| MultiSynth fractional synthesis | Enables exact frequency generation (0 ppm error) for any output from 2.5 kHz to 200 MHz, including non-integer-related clocks across domains |
| Independent VDDO banks | Four dedicated output supply rails allow simultaneous interfacing with 1.8 V, 2.5 V, and 3.3 V logic families without level shifters |
| Glitchless frequency switching | Ensures seamless clock transitions during runtime reconfiguration-critical for live systems requiring uninterrupted timing |
| Per-output spread spectrum | Reduces EMI by applying user-selectable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) modulation independently on each CLKn |
Applications
| Audio/Video Timing | Networking Equipment |
|---|---|
Use Scenario: Generating synchronized sample clocks (e.g., 24.576 MHz, 48 MHz, 74.25 MHz) for multi-channel audio codecs and HDMI video transceivers in AV receivers. IC Role / Device Role / Timing Role: Replaces multiple discrete crystals and oscillators with a single programmable source delivering phase-aligned, jitter-clean clocks across audio and video subsystems. Use Value: Reduces board space and BOM count while maintaining < 70 ps period jitter-meeting AES11 and SMPTE ST 2059-2 jitter requirements. | Use Scenario: Providing PCIe Gen 1 reference clocks (100 MHz), Ethernet PHY clocks (25/125 MHz), and management controller clocks (33.333 MHz) in residential gateways and switches. IC Role / Device Role / Timing Role: Acts as a unified clock hub replacing XO, VCXO, and fanout buffers; supports HCSL-compatible swing for direct PCIe clock distribution. Use Value: Enables single-device clock provisioning for mixed-speed interfaces, simplifying layout and eliminating inter-clock skew between PHYs and controllers. |
| Laser Range Finders | Handheld Instrumentation |
Use Scenario: Delivering precise trigger and sampling clocks (e.g., 125 MHz for ADC, 28.322 MHz for time-of-flight calculation) in portable laser distance meters. IC Role / Device Role / Timing Role: Provides low-jitter, programmable clocks synchronized to internal VCXO for stable time-base accuracy under temperature variation. Use Value: Achieves ±240 ppm VCXO tuning range and < 70 ps jitter-supporting sub-millimeter measurement resolution without external ovenized references. | Use Scenario: Supplying variable-frequency clocks (e.g., 33.333 MHz, 27 MHz, 48 MHz) to microcontrollers, ADCs, and display drivers in battery-powered handheld oscilloscopes and multimeters. IC Role / Device Role / Timing Role: Functions as a flexible, low-power clock source enabling dynamic frequency scaling and multi-peripheral clock domain management. Use Value: Delivers < 45 mA total supply current (8 outputs enabled) and supports 1.8 V VDDO-extending battery life while maintaining timing integrity across mixed-voltage peripherals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351A-B-GM | No VCXO; free-running only (no VC pin); identical 8-output QFN package and I²C interface | Cannot support frequency tuning or synchronization to external control voltage; limited to crystal-referenced free-run operation | Select when VCXO functionality is unnecessary and lower cost is prioritized over tunability |
| Si5351C-B-GM | Includes CLKIN input (10–100 MHz) instead of VC pin; supports external reference synchronization | Replaces VCXO use cases with externally referenced synchronous clock generation; requires external clock source | Select when system already provides a stable reference clock and synchronous locking-not voltage-based tuning-is required |
Compared with Si5351A-B-GM and Si5351C-B-GM, the SI5351B-B04745-GM uniquely integrates a highly linear VCXO enabling wide-range, voltage-controlled frequency adjustment without external components-making it optimal for applications requiring dynamic tuning stability over temperature and voltage, such as laser ranging and instrumentation.
Availability
SI5351B-B04745-GM is available at Aetrix Electronics and suitable for networking equipment, audio/video systems, laser range finders, and handheld instrumentation requiring stable component supply, long-term lifecycle support, and consistent electrical performance across temperature and voltage ranges.
Supply support for SI5351B-B04745-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in semiconductor innovation, specializing in analog and mixed-signal technologies for wireless, broadband, automotive, and industrial markets.
The Si5351 family is engineered for high-precision, low-cost clock generation in resource-constrained systems-delivering programmable multi-frequency synthesis, VCXO capability, and flexible voltage operation to replace discrete timing components.
FAQ
What is the primary function of the SI5351B-B04745-GM in a timing system?
The SI5351B-B04745-GM serves as an I²C-programmable, 8-output CMOS clock generator with integrated VCXO. Its primary function is to replace multiple discrete crystals, crystal oscillators, and VCXOs by generating up to eight independent, non-integer-related frequencies (2.5 kHz to 200 MHz) with 0 ppm synthesis error. In practice, the SI5351B-B04745-GM enables single-chip clock provisioning for complex multi-domain systems like networking gear and AV equipment.
Does the SI5351B-B04745-GM require an external crystal, and what specifications must it meet?
Yes, the SI5351B-B04745-GM requires a 25 MHz or 27 MHz AT-cut crystal connected to XA/XB pins. Per Skyworks documentation, the crystal must have load capacitance of 6–12 pF, ESR ≤ 150 Ω, and drive level ≤ 100 µW. Internal load capacitance options (0/6/8/10 pF) eliminate need for external caps for standard crystals; optional ≤2 pF external caps may be added for 12 pF crystals.
How does the VCXO feature of the SI5351B-B04745-GM differ from the Si5351A and Si5351C variants?
The SI5351B-B04745-GM includes a dedicated VC pin enabling voltage-controlled frequency tuning (±240 ppm at 3.3 V), whereas Si5351A lacks VCXO entirely and Si5351C replaces VC with CLKIN for external reference synchronization. Only the SI5351B-B04745-GM supports analog voltage-based frequency pulling-making it uniquely suited for applications like laser rangefinders where environmental drift compensation is critical.
Can the SI5351B-B04745-GM generate frequencies above 112.5 MHz, and what limitations apply?
Yes, the SI5351B-B04745-GM supports frequencies up to 200 MHz per output, but only two *unique* frequencies above 112.5 MHz may be active simultaneously (e.g., 125 MHz and 130 MHz). Multiple outputs may replicate the same high-frequency signal (e.g., four 125 MHz clocks), but three distinct frequencies >112.5 MHz (e.g., 125/130/150 MHz) violate the device's synthesis constraint and will not function correctly.
What are the power supply requirements for the SI5351B-B04745-GM, and how do they impact system design?
The SI5351B-B04745-GM requires a core VDD supply (2.25–2.75 V or 3.0–3.6 V) and up to four independent VDDO supplies (1.71–1.89 V, 2.25–2.75 V, or 3.0–3.6 V) for its output banks. Power sequencing mandates that all VDDO rails power up before or concurrently with VDD. This flexibility enables direct interfacing with mixed-voltage logic (e.g., 1.8 V FPGAs and 3.3 V PHYs) without external level shifters-reducing component count and layout complexity.
SI5351B-B04745-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Strip
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5351B-B04745-GM FAQ
1.How can I place an order for SI5351B-B04745-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351B-B04745-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351B-B04745-GM reliable?
The price and inventory of SI5351B-B04745-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351B-B04745-GM is usually 5 days.
3.What payment methods are accepted for SI5351B-B04745-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351B-B04745-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351B-B04745-GM?
SI5351B-B04745-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351B-B04745-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351B-B04745-GM?
For technical support, including SI5351B-B04745-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351B-B04745-GM requirements.
6.How does Aetrix verify that SI5351B-B04745-GM is sourced from the original manufacturer or authorized distributors?
All SI5351B-B04745-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351B-B04745-GM meets industry standards.
7.What is the process for return or replacement of SI5351B-B04745-GM?
All SI5351B-B04745-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5351B-B04745-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351B-B04745-GM part is unused and in its original packaging.
Return procedure for SI5351B-B04745-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351B-B04745-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
