Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5351B-B11982-GM1R

Name: SI5351B-B11982-GM1R
Brand: Skyworks Solutions Inc.
SKU: SI5351B-B11982-GM1R
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5351B-B11982-GM1R

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 16-VFQFN Exposed Pad

Datasheet:: SI5351B-B11982-GM1R.pdf

Description:: IC CLOCK GENERATOR 16QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,794

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5351B-B11982-GM1R from Skyworks Solutions is an I²C-programmable 8-output CMOS clock generator with integrated VCXO, generating precise frequencies from 2.5 kHz to 200 MHz per output with 0 ppm synthesis error. It replaces crystals, crystal oscillators, and discrete VCXOs in cost-sensitive timing applications requiring synchronous and free-running clocks. Designed for networking, audio/video, and embedded systems, it operates from a 25 or 27 MHz fixed-frequency crystal and supports independent 1.8/2.5/3.3 V output supply rails.

For engineers reviewing the SI5351B-B11982-GM1R datasheet, SI5351B-B11982-GM1R pinout, SI5351B-B11982-GM1R application, or SI5351B-B11982-GM1R equivalent, this page delivers verified specifications, real-world jitter performance (≤95 ps pk-pk period jitter), VCXO tuning range (±240 ppm at 3.3 V), pin-accurate 20-QFN package mapping, and confirmed alternative options for multi-clock domain designs.

Technical Context

The SI5351B-B11982-GM1R implements a dual-PLL architecture: PLL A accepts XTAL or CLKIN reference, while PLL B functions as a highly linear VCXO locked to the same crystal-enabling synchronized frequency tuning across all outputs via a single VC pin. Its eight MultiSynth fractional dividers operate independently, supporting non-integer-related output frequencies up to 200 MHz with static phase offset control and glitchless frequency transitions.

Each output features programmable rise/fall time, spread spectrum (±0.1–±1.5% center/down spread), and HCSL-compatible swing. The device uses separate core (VDD) and output (VDDOx) supply pins, allowing level translation between 2.5/3.3 V core and 1.8/2.5/3.3 V output domains, with excellent PSRR eliminating external filtering.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	8 independent CMOS clock outputs (CLK0–CLK7)
Frequency range	2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously
VCXO pull range	Configurable ±240 ppm at 3.3 V supply; linear gain 18–150 ppm/V
Period jitter	≤95 ps pk-pk (20-QFN, all outputs active, typical configuration)
Supply flexibility	VDD = 2.25–3.6 V; VDDOx = 1.71–3.6 V per output bank (VDDOA–VDDOD)
I²C interface	Standard/Fast mode (100/400 kbps); supports register-based configuration and dynamic reprogramming
Crystal reference	25 or 27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF)

Pinout & Package

SI5351B-B11982-GM1R is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are validated per Skyworks Si5351B 20-pin QFN specification (Rev. 1.3, Section 10.2).

Pin/Terminal	Circuit Role	Design Meaning
XA, XB	Crystal oscillator input	Connects to 25/27 MHz AT-cut crystal; internal load caps configurable (0–10 pF)
VC	VCXO control voltage input	Accepts 0–VDD tuning voltage; enables synchronized frequency pull across all outputs
SCL, SDA	I²C serial interface	Configures registers, loads custom frequency plans, enables dynamic updates without reset
OEB	Output enable bar	Active-low global output disable; allows power-aware clock gating during idle states
CLK0–CLK7	CMOS clock outputs	Eight independent outputs; each with programmable drive strength, rise/fall time, and spread spectrum
VDD, VDDOA–VDDOD	Power supply pins	VDD = core logic (2.25–3.6 V); VDDOA–VDDOD = per-output buffer supplies (1.71–3.6 V)
GND	Ground reference	Multiple GND pins (pins 3, 6, 10, 15, 19) ensure low-impedance return paths for noise-sensitive clock outputs

Key Features

Feature	Design Value
0 ppm frequency synthesis error	Exact integer/fractional frequency generation per output using MultiSynth dividers-no rounding or approximation required
Glitchless frequency changes	Hardware-assisted seamless transitions between programmed frequencies without clock interruption or metastability
Configurable spread spectrum	Per-output selection of center-spread (±0.1–±1.5%) or down-spread (–0.1––2.5%) to reduce EMI peak emissions
Static phase offset control	Programmable 333 ps/step phase shift between any two outputs-critical for skew-sensitive interfaces like DDR or PCIe
Low-power operation	27 mA typical supply current with all 8 outputs enabled at 3.3 V-optimized for battery-backed or thermally constrained systems

Applications

Networking Switch Timing	Audio/Video Clock Synthesis
Use Scenario: Generating synchronized 125 MHz SerDes reference, 25 MHz management bus, and 100 MHz PHY clocks in a Layer 3 switch ASIC design. IC Role / Device Role / Timing Role: Single-chip replacement for three discrete oscillators and one VCXO, providing phase-aligned outputs with shared VC tuning for jitter reduction. Use Value: Eliminates board space, BOM count, and inter-device skew; VCXO linearity (±5% gain error) ensures stable lock under temperature drift.	Use Scenario: Driving HDMI transmitter (297 MHz TMDS), audio codec (24.576 MHz), and video processor (74.25 MHz) from one compact source in a set-top box. IC Role / Device Role / Timing Role: Multi-domain clock generator delivering exact frequencies with <95 ps period jitter-meeting HDMI 2.0 and AES3 jitter compliance. Use Value: Replaces crystal + PLL + fanout buffer chain; programmable rise/fall time (1–1.5 ns) matches interface slew rate requirements.
Residential Gateway Synchronization	Laser Range Finder Timing
Use Scenario: Providing 50 MHz Ethernet PHY clock, 40 MHz Wi-Fi baseband reference, and 32.768 kHz RTC clock in a DOCSIS 4.0 gateway. IC Role / Device Role / Timing Role: VCXO-enabled clock generator synchronized to upstream cable plant timing via VC pin-replacing costly TCXO solutions. Use Value: ±240 ppm VCXO pull range accommodates wide temperature variation (–40°C to +85°C); low 70 ps cycle-to-cycle jitter ensures clean packet timing.	Use Scenario: Generating precisely timed 100 MHz sampling clock and 10 MHz trigger signal for time-of-flight measurement in handheld laser distance meters. IC Role / Device Role / Timing Role: Low-jitter (<95 ps pk-pk), glitchless clock source enabling sub-nanosecond time resolution in pulse-echo detection. Use Value: Adjustable output delay and static phase offset allow fine alignment between trigger and sample edges-improving measurement repeatability.

Networking Switch Timing

Audio/Video Clock Synthesis

Use Scenario: Generating synchronized 125 MHz SerDes reference, 25 MHz management bus, and 100 MHz PHY clocks in a Layer 3 switch ASIC design.

IC Role / Device Role / Timing Role: Single-chip replacement for three discrete oscillators and one VCXO, providing phase-aligned outputs with shared VC tuning for jitter reduction.

Use Value: Eliminates board space, BOM count, and inter-device skew; VCXO linearity (±5% gain error) ensures stable lock under temperature drift.

Use Scenario: Driving HDMI transmitter (297 MHz TMDS), audio codec (24.576 MHz), and video processor (74.25 MHz) from one compact source in a set-top box.

IC Role / Device Role / Timing Role: Multi-domain clock generator delivering exact frequencies with <95 ps period jitter-meeting HDMI 2.0 and AES3 jitter compliance.

Use Value: Replaces crystal + PLL + fanout buffer chain; programmable rise/fall time (1–1.5 ns) matches interface slew rate requirements.

Residential Gateway Synchronization

Laser Range Finder Timing

Use Scenario: Providing 50 MHz Ethernet PHY clock, 40 MHz Wi-Fi baseband reference, and 32.768 kHz RTC clock in a DOCSIS 4.0 gateway.

IC Role / Device Role / Timing Role: VCXO-enabled clock generator synchronized to upstream cable plant timing via VC pin-replacing costly TCXO solutions.

Use Value: ±240 ppm VCXO pull range accommodates wide temperature variation (–40°C to +85°C); low 70 ps cycle-to-cycle jitter ensures clean packet timing.

Use Scenario: Generating precisely timed 100 MHz sampling clock and 10 MHz trigger signal for time-of-flight measurement in handheld laser distance meters.

IC Role / Device Role / Timing Role: Low-jitter (<95 ps pk-pk), glitchless clock source enabling sub-nanosecond time resolution in pulse-echo detection.

Use Value: Adjustable output delay and static phase offset allow fine alignment between trigger and sample edges-improving measurement repeatability.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351C-B-GM	Replaces VC input with external CLKIN (10–100 MHz); no VCXO capability	Used when system provides stable reference clock instead of crystal; lacks voltage-controlled tuning	Select for synchronous-only designs where external master clock is available and VCXO flexibility is unnecessary
Si5351A-B-GM	No VC pin or VCXO circuitry; generates only free-running clocks from crystal	Lower-cost option for static clock trees without frequency pulling or synchronization needs	Choose when replacing simple crystals/oscillators without tuning or reference-locking requirements

Compared with SI5351B-B11982-GM1R, Si5351C-B-GM trades VCXO control for external reference synchronization, while Si5351A-B-GM removes tuning entirely-making SI5351B-B11982-GM1R the only variant supporting both crystal-based free-running clocks and voltage-controlled synchronous tuning in one device.

Availability

SI5351B-B11982-GM1R is available at Aetrix Electronics and suitable for networking switches, audio/video equipment, and residential gateways requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5351B-B11982-GM1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with over 30 years of RF and clock technology expertise.

The Si5351 family was designed to replace multiple discrete timing components-including crystals, oscillators, VCXOs, and PLLs-with a single programmable clock generator targeting cost-sensitive, space-constrained embedded and consumer applications.

FAQ

What is the maximum number of unique high-frequency outputs supported by SI5351B-B11982-GM1R?

SI5351B-B11982-GM1R supports up to two unique output frequencies above 112.5 MHz simultaneously (e.g., 125 MHz on CLK0 and 130 MHz on CLK1). Additional outputs above 112.5 MHz must duplicate one of those two frequencies-this limitation arises from internal PLL bandwidth constraints and is specified in Table 7 of the Skyworks datasheet Rev. 1.3.

Does SI5351B-B11982-GM1R require external load capacitors for its 25 MHz crystal?

SI5351B-B11982-GM1R includes programmable internal load capacitance (0, 6, 8, or 10 pF) and typically requires no external capacitors for standard 6–10 pF crystals. For 12 pF crystals, ≤2 pF total external capacitance (e.g., 4 pF split across XA/XB) is recommended per AN551 and Section 4.1.1 of the datasheet.

Can SI5351B-B11982-GM1R generate a 33.333 MHz output with 50% duty cycle?

Yes-SI5351B-B11982-GM1R guarantees 45–55% duty cycle for outputs below 160 MHz measured at VDD/2, fully covering 33.333 MHz. This is confirmed in Table 7 (Output Clock Characteristics) of the datasheet, making it suitable for Ethernet PHY and other duty-cycle-sensitive interfaces.

What is the VCXO control voltage range for SI5351B-B11982-GM1R at 3.3 V supply?

At VDD = 3.3 V, the VCXO control voltage (VC) range for SI5351B-B11982-GM1R is 0 V to 3.3 V, with linear tuning behavior between 10% and 90% of VDD (0.33–2.97 V). The VCXO gain is configurable from 18 to 150 ppm/V, and pull range reaches ±240 ppm, as specified in Table 5 of the datasheet.

Is SI5351B-B11982-GM1R pin-compatible with other Si5351 variants in the 20-QFN package?

Yes-SI5351B-B11982-GM1R shares identical 20-QFN pinout, footprint, and thermal pad layout with Si5351A-B-GM and Si5351C-B-GM variants. All three support the same PCB land pattern (JESD51-5 compliant), enabling hardware reuse across A/B/C versions when only firmware/configuration differs.

SI5351B-B11982-GM1R Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: -

Package/Case:: 16-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: Clock Generator, VCXO

PLL:: Yes

Input:: Clock, Crystal

Output:: LVCMOS

Number of Circuits:: 1

Ratio - Input:Output:: 1:4

Differential - Input:Output:: No/No

Frequency - Max:: 200MHz

Divider/Multiplier:: Yes/No

Voltage - Supply:: 2.25V ~ 2.75V, 3V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C (TA)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 16-QFN (3x3)

SI5351B-B11982-GM1R FAQ

1.How can I place an order for SI5351B-B11982-GM1R through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5351B-B11982-GM1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5351B-B11982-GM1R reliable?

The price and inventory of SI5351B-B11982-GM1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351B-B11982-GM1R is usually 5 days.

3.What payment methods are accepted for SI5351B-B11982-GM1R?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351B-B11982-GM1R transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5351B-B11982-GM1R?

SI5351B-B11982-GM1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5351B-B11982-GM1R order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5351B-B11982-GM1R?

For technical support, including SI5351B-B11982-GM1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351B-B11982-GM1R requirements.

6.How does Aetrix verify that SI5351B-B11982-GM1R is sourced from the original manufacturer or authorized distributors?

All SI5351B-B11982-GM1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351B-B11982-GM1R meets industry standards.

7.What is the process for return or replacement of SI5351B-B11982-GM1R?

All SI5351B-B11982-GM1R units undergo pre-shipment inspection (PSI). If there is an issue with SI5351B-B11982-GM1R, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5351B-B11982-GM1R part is unused and in its original packaging.

Return procedure for SI5351B-B11982-GM1R:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…