Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5351C-B04070-GMR

Name: SI5351C-B04070-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5351C-B04070-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5351C-B04070-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5351C-B04070-GMR.pdf

Description:: IC CLOCK GENERATOR 20QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,987

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5351C-B04070-GMR from Skyworks Solutions is an I²C-programmable 4-output CMOS clock generator with external reference (CLKIN) synchronization capability, 2.5 kHz–200 MHz output frequency range, <70 ps pk-pk period jitter, and independent 1.8/2.5/3.3 V output supply rails. It replaces crystals, crystal oscillators, and VCXOs in residential gateways and networking equipment.

For engineers reviewing the SI5351C-B04070-GMR datasheet, SI5351C-B04070-GMR pinout, SI5351C-B04070-GMR application, or SI5351C-B04070-GMR equivalent, key selection criteria include CLKIN synchronization support, 4-output QFN-16 package, VCXO-free operation, spread spectrum programmability per output, and HCSL-compatible swing capability.

Technical Context

The SI5351C-B04070-GMR implements a dual-PLL architecture where PLLA and PLLB accept either an internal 25/27 MHz crystal or an external 10–100 MHz CLKIN reference. Its eight MultiSynth fractional dividers enable independent frequency synthesis on each output with 0 ppm error.

It supports static phase offset control, glitchless frequency transitions, and configurable rise/fall times. Output buffers are powered by separate VDDOx rails (1.8/2.5/3.3 V), enabling level translation across mixed-voltage systems without external logic.

Key Specifications

Parameter	Value and Actual Design Meaning
Outputs	4 independent CMOS outputs (CLK0–CLK3)
Frequency Range	2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously
Period Jitter	<70 ps pk-pk (typical, all outputs active, default drive strength)
Input Reference	Supports 25/27 MHz crystal OR 10–100 MHz external CLKIN (Si5351C variant)
Output Supply	VDDOA/VDDOB: independently configurable 1.8 V / 2.5 V / 3.3 V per output pair
I²C Interface	Standard/Fast Mode (100/400 kbps); 2.25–3.63 V pull-up compatible
Core Supply	VDD = 2.25–2.75 V or 3.0–3.6 V; supports independent sequencing with VDDOx

Pinout & Package

SI5351C-B04070-GMR is housed in a 16-pin QFN (3 mm × 3 mm, 0.5 mm pitch) package with exposed thermal pad. Pin functions are validated per Skyworks Si5351C 16-QFN pinout specification (Rev. 1.3, Section 10.6).

Pin/Terminal	Circuit Role	Design Meaning
R0 (Pin 1)	CLK0 output	CMOS clock output with independent VDDOA supply and drive strength control
R1 (Pin 2)	CLK1 output	CMOS clock output paired with CLK0 under VDDOA; supports static phase offset vs. CLK0
R2 (Pin 3)	CLK2 output	CMOS clock output with independent VDDOB supply and spread spectrum enable
R3 (Pin 4)	CLK3 output	CMOS clock output paired with CLK2 under VDDOB; supports HCSL-compatible swing
SCL (Pin 5)	I²C clock input	Open-drain input; requires external pull-up; supports 100/400 kbps
SDA (Pin 6)	I²C data I/O	Open-drain bidirectional; shares pull-up with SCL; supports ACK/NACK
OEB (Pin 7)	Output enable bar	Active-low global enable; pulls all outputs to high-impedance when high
CLKIN (Pin 8)	External reference input	Accepts 10–100 MHz single-ended clock; used instead of XTAL for synchronous mode
VDDOA (Pin 9)	CLK0/CLK1 output supply	Provides 1.8/2.5/3.3 V to first output pair; decoupling required per datasheet
VDDOB (Pin 10)	CLK2/CLK3 output supply	Provides 1.8/2.5/3.3 V to second output pair; independent of VDDOA and VDD
VDD (Pin 11)	Core supply	2.25–2.75 V or 3.0–3.6 V core power; must be powered before or with VDDOx
GND (Pins 12,13,14,15)	Ground	Four dedicated GND pins; thermal pad (Pin 16) must be soldered to PCB ground plane
XA/XB (Pins 17,18)	Crystal oscillator inputs	Connect 25/27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF)
NC (Pins 19,20)	No connect	Not bonded; must be left floating or tied to GND per layout guidelines

Key Features

Feature	Design Value
CLKIN-synchronized outputs	Enables deterministic phase alignment to system master clock, critical for PCIe Gen 1 and networking timing compliance
Per-output spread spectrum	Reduces EMI by up to 2.5% down-spread or ±1.5% center-spread at 31.5 kHz modulation rate, configurable per CLKx
Independent VDDO rails	Allows simultaneous 1.8 V, 2.5 V, and 3.3 V clock outputs without level shifters-supports mixed-voltage SoC interfaces
Glitchless frequency switching	Enables dynamic clock reconfiguration during operation without output interruption-essential for power-managed systems
HCSL-compatible swing	Configurable output drive supports HCSL-level signaling (peak-to-peak ~800 mV) for direct interface to SerDes PHYs

Applications

Residential Gateway Timing	Networking Switch Clocking
Use Scenario: Generating synchronized 25 MHz, 125 MHz, and 156.25 MHz clocks for CPU, Ethernet PHY, and USB 3.0 controller in a DOCSIS 3.1 gateway. IC Role / Device Role / Timing Role: Primary clock source replacing multiple discrete oscillators; provides phase-aligned outputs referenced to upstream cable modem's CLKIN. Use Value: Eliminates 3–4 discrete oscillators, reduces BOM cost by ~35%, and ensures deterministic inter-clock skew <100 ps.	Use Scenario: Delivering low-jitter 156.25 MHz and 312.5 MHz clocks to 10GbE and 25GbE switch ASICs in enterprise access switches. IC Role / Device Role / Timing Role: System timing hub synchronizing multiple high-speed SerDes lanes via CLKIN lock to backplane reference. Use Value: Achieves <70 ps period jitter at 156.25 MHz-meeting IEEE 802.3bj jitter budget for 25G KR backplanes.
Laser Range Finder Sync	Audio/Video Equipment Clocking
Use Scenario: Providing precisely timed 100 MHz sampling clock and 10 MHz trigger signal for time-of-flight measurement in handheld laser distance meters. IC Role / Device Role / Timing Role: Dual-frequency generator with static phase offset between outputs to control pulse delay and echo window timing. Use Value: Enables sub-nanosecond timing resolution via programmable 333 ps/step phase adjustment-critical for ±1 mm distance accuracy.	Use Scenario: Generating 24.576 MHz (audio), 74.25 MHz (HDMI), and 27 MHz (video decoder) clocks from single 27 MHz crystal in AV receivers. IC Role / Device Role / Timing Role: Multi-domain clock synthesizer replacing three crystals and supporting spread spectrum on HDMI clock to reduce EMI. Use Value: Reduces radiated emissions by 6–10 dB on 74.25 MHz line while maintaining <50 ps cycle-to-cycle jitter for pixel clock integrity.

Residential Gateway Timing

Networking Switch Clocking

Use Scenario: Generating synchronized 25 MHz, 125 MHz, and 156.25 MHz clocks for CPU, Ethernet PHY, and USB 3.0 controller in a DOCSIS 3.1 gateway.

IC Role / Device Role / Timing Role: Primary clock source replacing multiple discrete oscillators; provides phase-aligned outputs referenced to upstream cable modem's CLKIN.

Use Value: Eliminates 3–4 discrete oscillators, reduces BOM cost by ~35%, and ensures deterministic inter-clock skew <100 ps.

Use Scenario: Delivering low-jitter 156.25 MHz and 312.5 MHz clocks to 10GbE and 25GbE switch ASICs in enterprise access switches.

IC Role / Device Role / Timing Role: System timing hub synchronizing multiple high-speed SerDes lanes via CLKIN lock to backplane reference.

Use Value: Achieves <70 ps period jitter at 156.25 MHz-meeting IEEE 802.3bj jitter budget for 25G KR backplanes.

Laser Range Finder Sync

Audio/Video Equipment Clocking

Use Scenario: Providing precisely timed 100 MHz sampling clock and 10 MHz trigger signal for time-of-flight measurement in handheld laser distance meters.

IC Role / Device Role / Timing Role: Dual-frequency generator with static phase offset between outputs to control pulse delay and echo window timing.

Use Value: Enables sub-nanosecond timing resolution via programmable 333 ps/step phase adjustment-critical for ±1 mm distance accuracy.

Use Scenario: Generating 24.576 MHz (audio), 74.25 MHz (HDMI), and 27 MHz (video decoder) clocks from single 27 MHz crystal in AV receivers.

IC Role / Device Role / Timing Role: Multi-domain clock synthesizer replacing three crystals and supporting spread spectrum on HDMI clock to reduce EMI.

Use Value: Reduces radiated emissions by 6–10 dB on 74.25 MHz line while maintaining <50 ps cycle-to-cycle jitter for pixel clock integrity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generation applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SI5351B-B-GM1	Includes internal VCXO; no CLKIN pin; uses VC pin for tuning	Requires voltage-controlled tuning; unsuitable for CLKIN-synchronized designs	Select when system needs frequency pulling over temperature/voltage without external reference
CDCE906PWR	6-output, 0.5–230 MHz; no internal crystal oscillator; requires external 10–50 MHz reference	Lacks integrated crystal driver; higher jitter (>100 ps) above 100 MHz	Select when higher output count is needed and external reference is already available

Compared with SI5351B-B-GM1, SI5351C-B04070-GMR eliminates VCXO complexity and enables true system-level synchronization; compared with CDCE906PWR, it integrates crystal drive and delivers lower jitter at mid-range frequencies while reducing external component count.

Availability

SI5351C-B04070-GMR is available at Aetrix Electronics and suitable for residential gateways, networking switches, laser range finders, and audio/video equipment requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.

Supply support for SI5351C-B04070-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5351 family is designed for flexible, low-cost clock replacement in cost-sensitive embedded systems-emphasizing I²C configurability, multi-frequency synthesis, and integration of crystal oscillator, VCXO, and PLL functions into a single IC.

FAQ

What reference sources does the SI5351C-B04070-GMR support?

The SI5351C-B04070-GMR supports two reference sources: a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected to XA/XB pins, or an external 10–100 MHz single-ended clock applied to the CLKIN pin. Unlike Si5351A/B variants, it does not use the VC pin and cannot operate as a VCXO. The device automatically detects and locks to the active reference during power-up.

How many outputs does the SI5351C-B04070-GMR provide, and what are their voltage capabilities?

The SI5351C-B04070-GMR provides four CMOS clock outputs (CLK0–CLK3) in a 16-QFN package. Outputs CLK0/CLK1 share VDDOA, and CLK2/CLK3 share VDDOB-each rail supports independent selection of 1.8 V, 2.5 V, or 3.3 V. This allows mixed-voltage clocking (e.g., 1.8 V for FPGA I/O banks and 3.3 V for legacy peripherals) without external level shifters.

Does the SI5351C-B04070-GMR support spread spectrum clocking, and how is it configured?

Yes, the SI5351C-B04070-GMR supports per-output spread spectrum clocking with down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) modes at a fixed 31.5 kHz modulation rate. Configuration is done via I²C register writes to the Spread Spectrum Enable and Deviation registers for each MultiSynth divider. No hardware changes are required-only firmware initialization.

What is the typical period jitter performance of the SI5351C-B04070-GMR at 156.25 MHz?

At 156.25 MHz, the SI5351C-B04070-GMR achieves typical period jitter of 40–70 ps pk-pk (measured over 10,000 cycles, CL = 5 pF, default high-drive mode). Performance depends on configuration: using CLKIN reference yields lower jitter than crystal-only mode, and enabling spread spectrum adds <5 ps jitter but reduces EMI. Measured worst-case across all outputs is 70 ps pk-pk.

Can the SI5351C-B04070-GMR generate frequencies below 1 MHz, and what is the lowest supported frequency?

Yes, the SI5351C-B04070-GMR supports frequencies as low as 2.5 kHz on any output. This is achieved through integer division stages following the MultiSynth fractional dividers. Low-frequency generation requires appropriate register configuration (e.g., setting R-divider values) and is fully supported in ClockBuilder Pro software. Frequencies below 100 kHz are commonly used for watchdog timers, PWM carriers, or microcontroller peripherals.

SI5351C-B04070-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5351C-B04070-GMR FAQ

1.How can I place an order for SI5351C-B04070-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5351C-B04070-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5351C-B04070-GMR reliable?

The price and inventory of SI5351C-B04070-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351C-B04070-GMR is usually 5 days.

3.What payment methods are accepted for SI5351C-B04070-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351C-B04070-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5351C-B04070-GMR?

SI5351C-B04070-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5351C-B04070-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5351C-B04070-GMR?

For technical support, including SI5351C-B04070-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351C-B04070-GMR requirements.

6.How does Aetrix verify that SI5351C-B04070-GMR is sourced from the original manufacturer or authorized distributors?

All SI5351C-B04070-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351C-B04070-GMR meets industry standards.

7.What is the process for return or replacement of SI5351C-B04070-GMR?

All SI5351C-B04070-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5351C-B04070-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5351C-B04070-GMR part is unused and in its original packaging.

Return procedure for SI5351C-B04070-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…