Skyworks Solutions Inc. SI5351C-B06452-GM
- Part No.:
- SI5351C-B06452-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5351C-B06452-GM.pdf
- Description:
- I2C PROG, ANY FREQUENCY, ANY OUT
- Quantity:
- Payment:

- Shipping:

Inventory:3,363
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351C-B06452-GM from Skyworks Solutions is an I²C-programmable CMOS clock generator with integrated VCXO architecture, synchronizing to an external CLKIN reference (10–100 MHz) while generating up to eight independent output frequencies from 2.5 kHz to 200 MHz with 0 ppm synthesis error. It operates from a 25/27 MHz crystal and supports 1.8/2.5/3.3 V output voltage levels per bank, targeting multi-clock-domain systems in networking and embedded timing applications.
For engineers reviewing the SI5351C-B06452-GM datasheet, SI5351C-B06452-GM pinout, SI5351C-B06452-GM application, or SI5351C-B06452-GM equivalent, key selection considerations include external reference synchronization capability, per-output spread spectrum control, static phase offset programming, glitchless frequency switching, and independent VDDO rail configuration for mixed-voltage system interfacing.
Technical Context
The SI5351C-B06452-GM implements a dual-PLL architecture where PLLA and PLLB accept either the internal crystal oscillator (25/27 MHz) or external CLKIN (10–100 MHz) via input crosspoint switches. Each PLL feeds eight high-resolution MultiSynth fractional dividers, enabling independent frequency synthesis per output.
It supports synchronous clock generation locked to CLKIN, configurable VCXO tuning (for Si5351B only - not applicable here), per-output rise/fall time control, adjustable output delay, and static phase offset alignment across outputs - all programmable via I²C interface with register-level access to all synthesis parameters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 4 independent CMOS clock outputs (R0–R3) |
| Frequency range | 2.5 kHz to 200 MHz per output; max two unique frequencies >112.5 MHz simultaneously |
| Frequency accuracy | 0 ppm synthesis error - eliminates need for post-fabrication trimming or calibration |
| Period jitter (typ) | 70 ps pk-pk (all outputs active, 20-QFN package) - meets PCIe Gen 1 jitter requirements |
| Input reference | External CLKIN (10–100 MHz) + internal 25/27 MHz crystal - enables hybrid reference flexibility |
| Supply voltages | Core VDD: 2.25–3.6 V; Output banks VDDOA/VDDOB: independently selectable 1.8/2.5/3.3 V |
| I²C interface | Standard/Fast mode (100/400 kbps); supports multiple slave addresses via A0 pin |
Pinout & Package
SI5351C-B06452-GM is housed in a 16-pin QFN package (3 mm × 3 mm, 0.5 mm pitch) with wettable flanks, rated for –40°C to +85°C operation. Thermal resistance θJA = 65°C/W on 4-layer board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA, XB | Crystal oscillator inputs | Accepts 25 or 27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF) |
| CLKIN | External reference clock input | 10–100 MHz single-ended input; used as primary reference for synchronous output generation |
| SCL, SDA | I²C serial interface | Configures all registers, enables dynamic reprogramming without reset |
| OEB | Output enable bar | Active-low global output disable; allows hardware-controlled clock gating |
| R0–R3 | CMOS clock outputs | Four independent outputs; each configurable for frequency, drive strength, duty cycle, and spread spectrum |
| VDD, VDDOA, VDDOB | Power supply pins | VDD = core logic; VDDOA powers R0/R1; VDDOB powers R2/R3 - enables mixed-voltage signaling |
| GND | Ground | Dedicated analog/digital ground connections per bank improve PSRR and jitter performance |
Key Features
| Feature | Design Value |
|---|---|
| External reference synchronization | Enables deterministic phase alignment of all outputs to system master clock (CLKIN), critical for coherent sampling and SERDES timing |
| Per-output spread spectrum | Reduces EMI by up to ±2.5% down-spread or ±1.5% center-spread at 31.5 kHz modulation rate - configurable per clock channel |
| Static phase offset control | Adjusts output phase in 333 ps steps relative to reference, enabling precise skew management across clock domains |
| Glitchless frequency switching | Allows real-time clock rate changes without transient spikes or runt pulses - essential for adaptive power management |
| Independent output voltage rails | VDDOA/VDDOB support different logic levels (1.8/2.5/3.3 V) on same device - eliminates level-shifters in mixed-voltage SoC interfaces |
Applications
| Networking Switch Timing | Audio/Video Clock Synthesis |
|---|---|
Use Scenario: Providing synchronized clocks to Ethernet PHYs, packet processors, and SerDes lanes in Layer 2/3 switches. IC Role / Device Role / Timing Role: Master clock generator delivering phase-aligned 125 MHz, 250 MHz, and 312.5 MHz outputs referenced to system backplane CLKIN. Use Value: Eliminates discrete oscillators and PLLs while maintaining <70 ps period jitter across all outputs for IEEE 802.3 compliance. | Use Scenario: Generating sample-rate clocks (e.g., 44.1 kHz, 48 kHz, 96 kHz, 192 kHz) and pixel clocks (e.g., 74.25 MHz) in AV receivers and HDMI transmitters. IC Role / Device Role / Timing Role: Multi-frequency clock source replacing multiple crystals and supporting simultaneous audio and video domain timing. Use Value: Achieves 0 ppm frequency accuracy per output and configurable duty cycle (45–55%) for optimal signal integrity on high-speed video interfaces. |
| Laser Range Finder Control | Residential Gateway Timing |
Use Scenario: Driving time-of-flight measurement circuits requiring precise, low-jitter trigger and sampling clocks. IC Role / Device Role / Timing Role: Low-phase-noise clock generator producing 24.576 MHz and 48 MHz outputs with static phase offset alignment for echo timing resolution. Use Value: Delivers <90 ps cycle-to-cycle jitter (typ) and glitchless frequency switching to support variable pulse repetition rates. | Use Scenario: Supplying clocks to Wi-Fi SoC, DSL/Cable modem PHY, and USB 2.0 controller in home gateway platforms. IC Role / Device Role / Timing Role: Single-chip clock solution replacing four discrete oscillators while supporting independent voltage domains (1.8 V Wi-Fi, 3.3 V USB). Use Value: Reduces BOM count and PCB area by 75% versus discrete XO approach, with I²C reconfiguration enabling firmware-based timing updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351B-B-GM1 | Includes internal VCXO (0–VDD VC input); no CLKIN pin; uses crystal-only reference | Best suited for free-running clock systems requiring voltage-controlled tuning (e.g., frequency agility in test equipment) | Select when VCXO pull range (±30 to ±240 ppm) and analog tuning are required instead of external reference locking |
| Si5351A-B-GM1 | No VCXO or CLKIN support; crystal-only reference; identical 4-output 16-QFN package | Targeted at cost-sensitive, fixed-frequency applications without synchronization or tuning needs | Select when only crystal-referenced free-running clocks are needed and external reference is unavailable |
Compared with Si5351B-B-GM1 and Si5351A-B-GM1, SI5351C-B06452-GM uniquely supports external CLKIN synchronization - making it the only option among the three for systems requiring deterministic phase alignment to a master clock, such as telecom line cards or synchronized sensor arrays.
Availability
SI5351C-B06452-GM is available at Aetrix Electronics and suitable for networking switch timing, audio/video clock synthesis, laser range finder control, and residential gateway timing requiring stable component supply and long-term design-in support.
Supply support for SI5351C-B06452-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.
The Si5351 family is designed for flexible, software-configurable clock generation in space-constrained, cost-sensitive applications - replacing crystals, oscillators, VCXOs, and discrete PLLs with a single programmable device.
FAQ
What reference inputs does the SI5351C-B06452-GM support?
The SI5351C-B06452-GM supports both an internal 25/27 MHz crystal (via XA/XB pins) and an external 10–100 MHz clock (via CLKIN pin). Unlike Si5351A/B variants, the SI5351C-B06452-GM requires CLKIN for synchronous operation and uses the crystal as a secondary or backup reference. This dual-reference capability enables robust failover timing architectures in mission-critical systems.
How many outputs does the SI5351C-B06452-GM provide, and what are their voltage options?
The SI5351C-B06452-GM provides four CMOS clock outputs (R0–R3) in its 16-QFN package. Each output bank has dedicated supply pins: R0/R1 powered by VDDOA and R2/R3 powered by VDDOB. Both VDDOA and VDDOB accept 1.8 V, 2.5 V, or 3.3 V independently - allowing mixed-voltage signaling without external level shifters, which is essential for interfacing with heterogeneous SoCs.
Does the SI5351C-B06452-GM support spread spectrum clocking?
Yes, the SI5351C-B06452-GM supports per-output spread spectrum clocking (SSC) with selectable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at a fixed 31.5 kHz modulation rate. SSC is configured individually for each output via I²C registers, enabling targeted EMI reduction on specific high-speed interfaces (e.g., USB or PCIe traces) without affecting other clock domains.
Can the SI5351C-B06452-GM generate frequencies above 112.5 MHz?
Yes, the SI5351C-B06452-GM can generate frequencies up to 200 MHz per output, but only two *unique* frequencies above 112.5 MHz may be active simultaneously (e.g., 125 MHz and 150 MHz). Multiple outputs may replicate the same high-frequency signal (e.g., four 125 MHz clocks), but three distinct frequencies >112.5 MHz (e.g., 125/130/150 MHz) exceed internal resource limits and will not function as intended.
Is the SI5351C-B06452-GM pin-compatible with other Si5351 variants in the same package?
Yes, the SI5351C-B06452-GM in the 16-QFN package shares identical pinout and footprint with Si5351A-B-GM1 and Si5351B-B-GM1. However, functional differences exist: SI5351C-B06452-GM uses CLKIN as its primary reference and lacks VC pin functionality, while Si5351B-B-GM1 includes VC and omits CLKIN. Hardware design must route CLKIN appropriately and omit VC connections for full compatibility.
SI5351C-B06452-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Strip
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5351C-B06452-GM FAQ
1.How can I place an order for SI5351C-B06452-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351C-B06452-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351C-B06452-GM reliable?
The price and inventory of SI5351C-B06452-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351C-B06452-GM is usually 5 days.
3.What payment methods are accepted for SI5351C-B06452-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351C-B06452-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351C-B06452-GM?
SI5351C-B06452-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351C-B06452-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351C-B06452-GM?
For technical support, including SI5351C-B06452-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351C-B06452-GM requirements.
6.How does Aetrix verify that SI5351C-B06452-GM is sourced from the original manufacturer or authorized distributors?
All SI5351C-B06452-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351C-B06452-GM meets industry standards.
7.What is the process for return or replacement of SI5351C-B06452-GM?
All SI5351C-B06452-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5351C-B06452-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351C-B06452-GM part is unused and in its original packaging.
Return procedure for SI5351C-B06452-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351C-B06452-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
