Skyworks Solutions Inc. SI5351C-B06543-GM
- Part No.:
- SI5351C-B06543-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5351C-B06543-GM.pdf
- Description:
- I2C PROG, ANY FREQUENCY, ANY OUT
- Quantity:
- Payment:

- Shipping:

Inventory:3,948
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351C-B06543-GM from Skyworks Solutions is an I²C-programmable 4-output CMOS clock generator with external reference (CLKIN) synchronization capability, 2.5 kHz–200 MHz output frequency range, <70 ps pk-pk period jitter, and independent 1.8/2.5/3.3 V output supply rails. It replaces crystals, crystal oscillators, and VCXOs in residential gateways and networking equipment.
For engineers reviewing the SI5351C-B06543-GM datasheet, SI5351C-B06543-GM pinout, SI5351C-B06543-GM application, or SI5351C-B06543-GM equivalent, key selection criteria include CLKIN-synchronized multi-domain clock synthesis, VCXO-free operation, per-output spread spectrum control, and 16-QFN (3×3 mm) package compatibility with space-constrained PCB layouts.
Technical Context
The SI5351C-B06543-GM implements a dual-PLL architecture where PLLA and PLLB accept either a 25/27 MHz crystal or an external 10–100 MHz CLKIN reference. Its eight MultiSynth fractional dividers enable independent frequency synthesis per output with 0 ppm error.
It supports static phase offset, programmable rise/fall time, glitchless frequency changes, and configurable spread spectrum (±0.1% to ±1.5% deviation at 31.5 kHz modulation rate). Output buffers are powered by separate VDDO pins for level translation across 1.8 V, 2.5 V, or 3.3 V logic domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Outputs | 4 independent CMOS clock outputs (CLK0–CLK3) |
| Frequency Range | 2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously |
| Period Jitter | <70 ps pk-pk (typical, all outputs active, default drive strength) |
| Input Reference | Supports 25/27 MHz crystal OR 10–100 MHz external CLKIN (no VCXO tuning voltage required) |
| Supply Voltages | Core VDD: 2.25–3.6 V; Output VDDOx: 1.71–3.6 V (independent per bank) |
| I²C Interface | Standard/Fast Mode (100/400 kbps); SCL/SDA compatible with 2.25–3.63 V pull-up voltages |
| Package | 16-pin QFN (3 mm × 3 mm, 0.5 mm pitch, exposed thermal pad) |
Pinout & Package
SI5351C-B06543-GM is housed in a 16-pin QFN (3×3 mm) package with exposed thermal pad. Pin functions align with the Si5351C 16-pin QFN variant per Skyworks datasheet Section 10.6.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (XA) | Crytal input A | Connects to one terminal of 25/27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF) |
| 2 (XB) | Crytal input B | Connects to other terminal of crystal; complements XA for oscillator startup and stability |
| 3 (CLKIN) | External clock input | Accepts 10–100 MHz reference clock; enables synchronous output generation without VCXO |
| 4 (GND) | Ground | Reference for core and analog circuitry; connects to PCB ground plane via thermal pad |
| 5 (VDD) | Core supply | Supplies 2.25–3.6 V to PLLs, logic, and control circuitry; must power up before or with VDDOx |
| 6 (SCL) | I²C clock | Open-drain input; controls serial interface timing; requires external pull-up resistor |
| 7 (SDA) | I²C data | Open-drain bidirectional line; carries configuration data and register reads/writes |
| 8 (OEB) | Output enable bar | Active-low global enable; pulls high internally; disables all clock outputs when low |
| 9 (VDDOA) | Output supply A | Provides 1.71–3.6 V to CLK0/CLK1; sets output voltage level and drive strength |
| 10 (CLK0) | Output 0 | CMOS clock output; frequency, duty cycle, and phase independently programmable |
| 11 (CLK1) | Output 1 | CMOS clock output; supports spread spectrum, rise/fall control, and static phase offset |
| 12 (VDDOB) | Output supply B | Provides 1.71–3.6 V to CLK2/CLK3; electrically isolated from VDDOA for mixed-voltage systems |
| 13 (CLK2) | Output 2 | CMOS clock output; configurable for HCSL-compatible swing via register settings |
| 14 (CLK3) | Output 3 | CMOS clock output; supports glitchless frequency transitions during runtime |
| 15 (NC) | No connect | Not bonded; must be left floating or tied to GND per layout guidelines |
| 16 (GND) | Ground | Dedicated ground return for output buffers; connects to thermal pad for thermal management |
Key Features
| Feature | Design Value |
|---|---|
| CLKIN-synchronized synthesis | Enables deterministic phase alignment across multiple clock domains using external reference-eliminates need for VCXO or custom pullable crystals |
| Per-output spread spectrum | Reduces EMI peak emissions by up to 15 dB through selectable ±0.1% to ±1.5% frequency deviation at 31.5 kHz modulation rate |
| Independent output supplies | Allows simultaneous 1.8 V, 2.5 V, and 3.3 V clock outputs on same device-supports mixed-voltage SoC interfaces without level shifters |
| Glitchless frequency change | Enables dynamic clock reconfiguration during system operation without output interruption-critical for adaptive power management |
| Static phase offset control | Adjusts relative phase between outputs in 333 ps steps-enables precise timing alignment for DDR, PCIe, or serializer-deserializer interfaces |
Applications
| Residential Gateway Timing | Networking Equipment Clocking |
|---|---|
Use Scenario: Generating synchronized 25 MHz, 50 MHz, and 125 MHz clocks for CPU, Ethernet PHY, and Wi-Fi SoC in broadband CPE devices. IC Role / Device Role / Timing Role: Primary clock source replacing multiple discrete oscillators and fanout buffers. Use Value: Reduces BOM count by 3–5 components and eliminates board-level skew between domains via single-chip phase-coherent synthesis. | Use Scenario: Providing PCI Express Gen1-compliant 100 MHz reference and auxiliary 25 MHz clocks in managed switches and routers. IC Role / Device Role / Timing Role: System-level clock generator meeting PCIe jitter requirements (<1.5 ps RMS) with spread spectrum enabled. Use Value: Achieves <70 ps pk-pk period jitter at 100 MHz-meets PCIe Gen1 spec without external jitter cleaners. |
| Laser Range Finder Sync | Audio/Video Equipment Clocking |
Use Scenario: Delivering precisely phased 40 MHz and 80 MHz clocks to time-of-flight sensor and ADC in handheld laser distance meters. IC Role / Device Role / Timing Role: Dual-frequency, low-jitter timing engine with static phase offset control. Use Value: Enables sub-nanosecond inter-channel timing alignment-improves distance measurement resolution by 2× over crystal-based solutions. | Use Scenario: Generating 24.576 MHz (audio), 74.25 MHz (video), and 27 MHz (HDMI) clocks in AV receivers and set-top boxes. IC Role / Device Role / Timing Role: Multi-format clock synthesizer supporting consumer audio/video standards. Use Value: Eliminates need for three separate crystal oscillators-reduces layout area by 60% and improves EMI performance via synchronized edge rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351B-B-GM1 | Includes internal VCXO; requires VC tuning voltage (0–VDD) for frequency pulling; no CLKIN support | Suitable for systems needing voltage-controlled clock adjustment (e.g., frequency locking to analog control loop) | Select SI5351C-B06543-GM when external reference synchronization is required; choose Si5351B-B-GM1 only if VCXO tuning is mandatory and CLKIN is unused |
| Si5350C-B-GM1 | Pin-compatible 4-output variant but lacks MultiSynth fractional synthesis-limited to integer-related frequencies only | Applicable where output frequencies are harmonically related (e.g., 25/50/100 MHz) and 0 ppm non-integer synthesis is unnecessary | Choose SI5351C-B06543-GM for arbitrary frequency generation; Si5350C-B-GM1 only if design uses strictly integer multiples and lower cost is prioritized |
Compared with Si5351B-B-GM1, SI5351C-B06543-GM removes VCXO dependency and adds CLKIN flexibility-ideal for reference-synchronized systems. Versus Si5350C-B-GM1, it delivers true fractional synthesis enabling exact non-harmonic frequencies critical for mixed-standard AV and networking gear.
Availability
SI5351C-B06543-GM is available at Aetrix Electronics and suitable for residential gateways, networking equipment, laser range finders, and audio/video equipment requiring stable component supply and long-term design-in support.
Supply support for SI5351C-B06543-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, mobile, infrastructure, and timing solutions.
The Si5351 family was designed to replace discrete timing components-including crystals, oscillators, VCXOs, and PLLs-in cost-sensitive, space-constrained applications requiring flexible, software-configurable clock generation.
FAQ
What reference inputs does the SI5351C-B06543-GM support?
The SI5351C-B06543-GM supports either a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected to XA/XB pins, or an external 10–100 MHz clock applied to the CLKIN pin. Unlike the Si5351B variant, it does not require or accept a VC tuning voltage-making it ideal for systems with a stable master reference clock. The SI5351C-B06543-GM uses this reference to lock its dual PLLs and generate up to four independent output frequencies.
How many outputs does the SI5351C-B06543-GM provide, and what are their electrical characteristics?
The SI5351C-B06543-GM provides four CMOS clock outputs (CLK0–CLK3), each configurable from 2.5 kHz to 200 MHz with 0 ppm error. Outputs are grouped into two banks: CLK0/CLK1 powered by VDDOA and CLK2/CLK3 by VDDOB-each bank supports independent 1.8 V, 2.5 V, or 3.3 V supply voltages. Typical period jitter is <70 ps pk-pk, and rise/fall times are 1–1.5 ns (20–80%, CL = 5 pF).
Can the SI5351C-B06543-GM generate non-integer-related frequencies on all outputs simultaneously?
Yes, the SI5351C-B06543-GM uses high-resolution MultiSynth fractional dividers to synthesize any frequency from 2.5 kHz to 200 MHz on each output with zero ppm error-enabling truly independent, non-harmonically related clocks. However, only two unique frequencies above 112.5 MHz may be generated simultaneously (e.g., 125 MHz and 133 MHz), though duplicates of those frequencies are permitted across multiple outputs.
Does the SI5351C-B06543-GM support spread spectrum clocking, and how is it configured?
Yes, the SI5351C-B06543-GM supports per-output spread spectrum clocking with selectable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) modulation at a fixed 31.5 kHz rate. Configuration is done via I²C register writes-each output's SSC enable bit, deviation step size, and modulation type are individually programmable. This reduces electromagnetic interference without affecting system timing margins.
What package type and thermal characteristics apply to the SI5351C-B06543-GM?
The SI5351C-B06543-GM uses a 16-pin QFN package (3 mm × 3 mm, 0.5 mm pitch) with exposed thermal pad. On a 4-layer PCB, its junction-to-ambient thermal resistance (θJA) is 65 °C/W, and junction-to-board (ΨJB) is 31 °C/W. These values ensure reliable operation up to +85 °C ambient when properly soldered to a thermally enhanced pad-critical for dense residential gateway and networking modules.
SI5351C-B06543-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Strip
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5351C-B06543-GM FAQ
1.How can I place an order for SI5351C-B06543-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351C-B06543-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351C-B06543-GM reliable?
The price and inventory of SI5351C-B06543-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351C-B06543-GM is usually 5 days.
3.What payment methods are accepted for SI5351C-B06543-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351C-B06543-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351C-B06543-GM?
SI5351C-B06543-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351C-B06543-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351C-B06543-GM?
For technical support, including SI5351C-B06543-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351C-B06543-GM requirements.
6.How does Aetrix verify that SI5351C-B06543-GM is sourced from the original manufacturer or authorized distributors?
All SI5351C-B06543-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351C-B06543-GM meets industry standards.
7.What is the process for return or replacement of SI5351C-B06543-GM?
All SI5351C-B06543-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5351C-B06543-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351C-B06543-GM part is unused and in its original packaging.
Return procedure for SI5351C-B06543-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351C-B06543-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
