Skyworks Solutions Inc. SI5355A-B04673-GMR
- Part No.:
- SI5355A-B04673-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5355A-B04673-GMR.pdf
- Description:
- ANY FREQUENCY, ANY OUTPUT, 8-OUT
- Quantity:
- Payment:

- Shipping:

Inventory:4,059
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5355A-B04673-GMR from Skyworks Solutions is a quad-frequency, 8-output CMOS clock generator synthesizing four independent non-integer-related frequencies from 1 to 200 MHz per bank. It features guaranteed 0 ppm frequency synthesis error via MultiSynth fractional divider technology, 50 ps pk-pk period jitter, and supports 1.8/2.5/3.3 V core and per-bank output supply voltages. It serves as a single-device replacement for multiple crystal oscillators and clock ICs in Ethernet switch timing.
For engineers reviewing the SI5355A-B04673-GMR datasheet, SI5355A-B04673-GMR pinout, SI5355A-B04673-GMR application, or SI5355A-B04673-GMR equivalent, key selection criteria include its factory-configured pin-controlled triple-profile capability, loss-of-signal (LOS) alarm output, per-bank OEB control, and 4×4 mm 24-QFN package with separate VDDO rails for mixed-voltage system clock distribution.
Technical Context
The SI5355A-B04673-GMR implements a single high-frequency VCO feeding four independent MultiSynth fractional-N dividers-each delivering precise 1–200 MHz outputs with dynamic phase error correction. Its architecture eliminates integer-ratio constraints and guarantees 0 ppm synthesis error across all configured frequencies.
It accepts either a 25/27 MHz fundamental crystal (XA/XB) or a 5–200 MHz single-ended CMOS reference (CLKIN), with five programmable pins (P1–P5) assignable to OEB_ALL/OEB_A–D, FS0/FS1, or RESET functions. The open-drain LOS pin reports both loss-of-input-signal and loss-of-lock conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & topology | 8 CMOS outputs grouped into 4 banks (CLK0/1, CLK2/3, CLK4/5, CLK6/7), each bank independently configurable and supply-isolated |
| Frequency range | 1–200 MHz per output, any non-integer combination supported with 0 ppm synthesis error |
| Jitter performance | 50 ps pk-pk period jitter (typ), 2 ps rms phase jitter (12 kHz–20 MHz) |
| Supply flexibility | Core VDD: 1.8/2.5/3.3 V; per-bank VDDO: 1.8/2.5/3.3 V - enables mixed-voltage SoC interface |
| Input options | 25 or 27 MHz crystal (XA/XB) or 5–200 MHz CMOS reference (CLKIN) |
| Control interface | 5 user-programmable pins (P1–P5) supporting OEB, FS0/FS1, RESET; no I²C required |
| Package | 24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad (GND) |
Pinout & Package
SI5355A-B04673-GMR is housed in a 4×4 mm 24-QFN package with exposed thermal pad tied to GND. Pin assignments are fixed per Skyworks Rev. 1.2 datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK0–CLK7 | CMOS clock outputs (2 per bank) | Bank A (CLK0/1), B (CLK2/3), C (CLK4/5), D (CLK6/7); each bank driven by independent MultiSynth with dedicated VDDO rail |
| VDD, VDDOA–VDDOD | Power supply inputs | VDD powers core logic; VDDOA–VDDOD independently power respective output banks - enables level-shifting without external buffers |
| XA, XB | Crytal connection | Differential crystal input for 25/27 MHz fundamental-mode crystals; internal load caps eliminate external components |
| CLKIN | Reference clock input | Single-ended 5–200 MHz CMOS input; requires DC coupling and optional series termination |
| P1–P5 | Multi-function control inputs | Configurable at factory via ClockBuilder: OEB_ALL/OEB_A–D, FS0/FS1, RESET - no runtime programming needed |
| LOS | Status output | Open-drain interrupt indicating loss of input signal (LOS) or loss of PLL lock (LOL); requires external pullup ≥1 kΩ |
Key Features
| Feature | Design Value |
|---|---|
| 0 ppm frequency synthesis error | Guaranteed across all 1–200 MHz outputs and any non-integer frequency combination via patented MultiSynth phase correction |
| Triple pin-selectable profiles | One device stores up to three factory-configured frequency plans; selected via FS0/FS1 pins - replaces three discrete clock ICs |
| Per-bank output enable (OEB) | OEB_A–D disable individual banks (CLK0/1, CLK2/3, etc.) to reduce system power or isolate clock domains without glitch |
| Integrated crystal load capacitance | On-chip 12 pF (supportable) / 18 pF (recommended) load caps eliminate external capacitors for 25/27 MHz crystals |
| High PSRR & low additive jitter | Eliminates need for ferrite beads or LDOs; <2 ps rms additive phase jitter even with 100 mV supply noise |
Applications
| Printers | Ethernet Switches/Routers |
|---|---|
Use Scenario: Laser printer mainboard synchronizing DDR memory, USB controller, touchscreen, and print head drivers at disparate frequencies (48 MHz, 66/100 MHz, 35.788 MHz). IC Role / Device Role / Timing Role: Single-source clock generator providing isolated, low-jitter clocks to mixed-voltage peripherals with per-bank OEB for power-gated subsystems. Use Value: Reduces BOM count by replacing 4+ discrete XOs and simplifies layout with integrated crystal drive and no external load caps. | Use Scenario: 4-port Ethernet switch/router requiring 25 MHz PHY reference, 125 MHz MAC clock, and auxiliary clocks for management MCU and DDR interface. IC Role / Device Role / Timing Role: Central timing hub generating synchronized, skew-controlled clocks across multiple voltage domains (1.8 V PHY, 3.3 V MCU, 2.5 V DDR). Use Value: Guarantees 0 ppm frequency accuracy across all outputs and delivers <50 ps pk-pk jitter - meets IEEE 802.3 timing margin requirements. |
| Audio/Video Equipment | Servers & Computing |
Use Scenario: AV receiver distributing sample-rate-aligned clocks (35.788 MHz, 44.1 MHz, 48 MHz, 96 MHz) to ADC/DAC, HDMI transmitter, and audio DSP. IC Role / Device Role / Timing Role: Multi-frequency synthesizer eliminating crystal proliferation and enabling sample-rate conversion without PLL relock delays. Use Value: MultiSynth architecture ensures exact frequency generation with no accumulated error - critical for jitter-sensitive audio DACs. | Use Scenario: Server motherboard supplying CPU reference, PCIe Gen3/4 clocks, SATA, and BMC management clocks from one timing source. IC Role / Device Role / Timing Role: High-reliability clock generator with LOS alarm monitoring reference integrity and triggering system-level fault response. Use Value: Open-drain LOS output interfaces directly to server baseboard management controllers (BMC) for real-time clock health monitoring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5356A-B04674-GM | 8-output variant with enhanced jitter (1.2 ps rms phase jitter) and extended temperature range (–40 to +105 °C); identical pinout and configuration flow | Required for industrial or extended-temp computing applications where tighter phase jitter or higher ambient operation is mandated | Select Si5356A-B04674-GM when phase jitter <1.5 ps rms or operation beyond +85 °C is required; otherwise SI5355A-B04673-GMR offers optimal cost/performance for commercial-temp systems |
| ICS853S01AGI-01LFT | 4-output LVDS clock generator with fixed 100/125/156.25 MHz outputs; no frequency programmability or MultiSynth capability | Only suitable for fixed-frequency, low-jitter applications without requirement for arbitrary frequency synthesis or multi-profile support | Choose ICS853S01AGI-01LFT only for simple, static clock trees where frequency flexibility and 0 ppm synthesis are not needed |
Compared with Si5356A-B04674-GM, SI5355A-B04673-GMR trades 0.8 ps rms phase jitter and +105 °C rating for lower unit cost and sufficient performance in commercial-temperature networking and printing systems; versus ICS853S01AGI-01LFT, it provides full frequency agility and multi-profile capability at the expense of fixed-output simplicity.
Availability
SI5355A-B04673-GMR is available at Aetrix Electronics and suitable for Ethernet switches, laser printers, audio/video receivers, and server management subsystems requiring stable component supply, factory-programmed timing solutions, and long-term production continuity.
Supply support for SI5355A-B04673-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products.
The SI5355A-B04673-GMR belongs to Skyworks' Any-Frequency Clock Generator product line, designed to replace multiple crystals and clock ICs in bandwidth-constrained, multi-protocol systems requiring flexible, low-jitter timing with minimal board space.
FAQ
What input reference options does the SI5355A-B04673-GMR support?
The SI5355A-B04673-GMR supports two input reference modes: a 25 or 27 MHz fundamental-mode crystal connected across XA and XB pins, or a 5–200 MHz single-ended CMOS clock applied to the CLKIN pin. Crystal mode uses on-chip 12–13 pF load capacitance; CMOS mode requires DC-coupled input with optional series termination. Both options are mutually exclusive and selected during ClockBuilder configuration.
How many independent frequency configurations can the SI5355A-B04673-GMR store?
The SI5355A-B04673-GMR supports up to three independent, factory-programmed frequency configurations stored in on-chip memory. These are selected dynamically using the FS0 and FS1 pins - for example, FS0=0/FS1=1 selects Profile 1, while FS0=1/FS1=0 selects Profile 2. A RESET pulse is required to switch between profiles, ensuring glitch-free transitions and deterministic timing behavior in the SI5355A-B04673-GMR.
Does the SI5355A-B04673-GMR require external configuration after power-up?
No, the SI5355A-B04673-GMR is a pin-controlled, factory-customized device with all configuration parameters (frequencies, pin functions, VDDO assignments) permanently programmed during manufacturing via ClockBuilder. It operates autonomously at power-up with no I²C bus, firmware, or external EEPROM required - making it ideal for secure, tamper-resistant, or boot-critical timing applications involving the SI5355A-B04673-GMR.
What is the function of the LOS pin on the SI5355A-B04673-GMR?
The LOS (Loss of Signal) pin on the SI5355A-B04673-GMR is an open-drain output that asserts low during either loss of input clock (LOS) or loss of PLL lock (LOL). It requires an external pullup resistor (1–4 kΩ) and interfaces directly to system supervisors or BMCs for real-time clock health monitoring. When asserted, the SI5355A-B04673-GMR continues outputting clocks but may drift up to ±5% in LOS condition or disable outputs entirely in LOL condition.
Can the SI5355A-B04673-GMR drive different output voltage levels simultaneously?
Yes, the SI5355A-B04673-GMR supports simultaneous mixed-voltage operation: VDDOA, VDDOB, VDDOC, and VDDOD are independent supply pins allowing each of the four output banks (CLK0/1, CLK2/3, CLK4/5, CLK6/7) to operate at 1.8 V, 2.5 V, or 3.3 V independently. This eliminates level-shifters in heterogeneous SoC designs and enables direct interfacing with processors, PHYs, and memory interfaces operating at differing I/O voltages - a core capability of the SI5355A-B04673-GMR.
SI5355A-B04673-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5355A-B04673-GMR FAQ
1.How can I place an order for SI5355A-B04673-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5355A-B04673-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5355A-B04673-GMR reliable?
The price and inventory of SI5355A-B04673-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5355A-B04673-GMR is usually 5 days.
3.What payment methods are accepted for SI5355A-B04673-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5355A-B04673-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5355A-B04673-GMR?
SI5355A-B04673-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5355A-B04673-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5355A-B04673-GMR?
For technical support, including SI5355A-B04673-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5355A-B04673-GMR requirements.
6.How does Aetrix verify that SI5355A-B04673-GMR is sourced from the original manufacturer or authorized distributors?
All SI5355A-B04673-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5355A-B04673-GMR meets industry standards.
7.What is the process for return or replacement of SI5355A-B04673-GMR?
All SI5355A-B04673-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5355A-B04673-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5355A-B04673-GMR part is unused and in its original packaging.
Return procedure for SI5355A-B04673-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5355A-B04673-GMR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
