Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5392E-A-GMR

Name: SI5392E-A-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5392E-A-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5392E-A-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 44-TFLGA Exposed Pad

Datasheet:: SI5392E-A-GMR.pdf

Description:: IC CLOCK MULTIPLIER 44LGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,720

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5392E-A-GMR from Skyworks Solutions is a 4-input, 2-output ultra-low-jitter clock multiplier and jitter attenuator with integrated crystal reference, delivering 71 fs RMS phase jitter (Grade E), programmable DSPLL loop bandwidth (fixed at 100 Hz for Grade E), and support for hitless switching in 56G PAM4 SerDes clocking applications.

For engineers reviewing the SI5392E-A-GMR datasheet, SI5392E-A-GMR pinout, SI5392E-A-GMR application, or SI5392E-A-GMR equivalent, this device serves as a precision timing solution for SyncE-compliant networking line cards, OTN transponders, and medical imaging systems requiring stable holdover performance and frequency-on-the-fly reconfiguration.

Technical Context

The SI5392E-A-GMR implements fourth-generation DSPLL® architecture with Multi-Synth™ fractional synthesis to enable any-frequency input-to-output translation while attenuating input jitter. Its integrated crystal oscillator eliminates external XTAL components and reduces acoustic noise sensitivity during thermal ramping.

It operates in free-run, locked, holdover, and enhanced hitless switching modes, with programmable holdover history averaging (up to 120 s) and ramped frequency transitions. Grade E supports single-domain precision calibration and DCO mode with 0.001 ppb step size under both locked and free-run conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase jitter (RMS)	71 fs - meets stringent 56G SerDes clocking requirements with minimal deterministic jitter contribution
Input frequency range	Differential: 8 kHz–750 MHz; LVCMOS: 8 kHz–250 MHz - supports legacy telecom clocks and high-speed reference inputs
Output frequency range	Differential: 100 Hz–1028 MHz; LVCMOS: 100 Hz–250 MHz - covers SyncE, OTN, and Ethernet PHY clocking needs
DSPLL loop bandwidth	Fixed at 100 Hz - optimized for G.8262 EEC Option 1/2 compliance and low wander in synchronous networks
Output count / configuration	2 outputs with independent format selection (LVDS/LVPECL/LVCMOS/CML/HCSL) and programmable amplitude - enables dual-protocol clock distribution
Reference type	Integrated crystal (Grade E) - eliminates external XTAL BOM, improves board-level reliability, and suppresses acoustic noise coupling
Supply voltages	VDD = 1.8 V ±5%; VDDA = 3.3 V ±5%; independent output supply pins (1.8/2.5/3.3 V) - supports mixed-voltage system interfacing
Operating temperature	–40 °C to +85 °C - qualified for industrial and telecom infrastructure environments

Pinout & Package

SI5392E-A-GMR is housed in a 44-pin LGA package (7 × 7 mm, 0.5 mm pitch), designed for high-density PCB layouts and optimal thermal dissipation in timing-critical applications. The integrated crystal eliminates XA/XB pins required in external-reference variants.

Pin/Terminal	Circuit Role	Design Meaning
IN0–IN3	Differential/LVCMOS clock inputs	Four selectable reference inputs; IN3 serves as FB_IN in zero-delay mode - enables redundant clock sourcing and automatic switchover
OUT0, OUT1	Differential/LVCMOS clock outputs	Two independently configurable outputs with format, amplitude, and slew rate control - supports dual-domain clocking (e.g., SerDes + MAC)
SCL, SDA	I²C serial interface	Two-wire bus for configuration, status monitoring, and NVM programming - compatible with standard I²C controllers without level-shifting
SDIO, SCLK, CSB	SPI serial interface	Alternative 3-wire SPI interface supporting faster register access and factory programming - pin-compatible with Si534x migration paths
LOL, LOS, OOF	Status flag outputs	Open-drain indicators for loss-of-lock, loss-of-signal, and out-of-frequency - enables real-time system health monitoring without polling
RSTb	Hardware reset input	Active-low asynchronous reset that reloads NVM configuration - ensures deterministic power-up state after fault recovery
VDD, VDDA, VDDOx	Power supply terminals	Separate 1.8 V core, 3.3 V analog, and per-output supply rails - isolates digital noise from sensitive PLL and output stages

Key Features

Feature	Design Value
Enhanced hitless switching	0.2 ns typical output phase transient during input switch - preserves SerDes link integrity without packet loss or retraining
Programmable holdover averaging	Configurable 120-second history window with programmable delay - minimizes frequency step error when primary reference fails
Frequency-on-the-fly (FOTF)	Independent MultiSynth reconfiguration without disrupting other outputs - enables dynamic rate adaptation in multi-protocol line cards
Digital-controlled oscillator (DCO) mode	0.001 ppb resolution via FINC/FDEC pins or register writes - supports fine-grained frequency trimming for SyncE wander compliance
G.8262/G.8262.1 compliance	Meets EEC Options 1/2 and eEEC specifications - certified for deployment in Synchronous Ethernet and OTN transport networks
Drop-in compatibility	Pin- and software-compatible with Si5342 - simplifies upgrade path from prior-generation jitter attenuators without layout changes

Applications

56G/112G PAM4 SerDes Clocking	OTN Muxponders & Transponders
Use Scenario: High-speed optical interconnects in coherent DSP-based line cards require sub-100-fs jitter clocks to maintain BER < 10⁻¹² under PAM4 modulation. IC Role / Device Role / Timing Role: Jitter attenuator and frequency multiplier generating clean 28.05 GHz/56.1 GHz SerDes reference clocks from lower-frequency network sync sources. Use Value: 71 fs RMS jitter ensures sufficient margin against deterministic jitter accumulation across multiple retiming stages.	Use Scenario: OTN transport equipment must synchronize multiple client interfaces (e.g., 100G Ethernet, CPRI, OTU4) to a common timing source with traceable stratum-3E accuracy. IC Role / Device Role / Timing Role: Primary timing IC providing synchronized, jitter-attenuated clocks to FEC engines, framers, and multiplexers across the card. Use Value: Integrated reference and G.8262 compliance eliminate need for external TCXO, reducing cost and board area while meeting ITU-T wander limits.
10/40/100/400G Networking Line Cards	Medical Imaging Systems
Use Scenario: Modular switch/router line cards aggregate traffic from dozens of ports, each requiring precise clock alignment for packet buffering and scheduling. IC Role / Device Role / Timing Role: Central clock generator distributing phase-aligned clocks to PHYs, MACs, and packet processors across heterogeneous interfaces. Use Value: Two independent outputs with programmable formats allow simultaneous LVDS (PHY) and LVCMOS (control logic) clocking from one device.	Use Scenario: MRI and PET scanners demand ultra-stable sampling clocks for ADCs and DACs to prevent image artifacts caused by timing-induced harmonic distortion. IC Role / Device Role / Timing Role: Low-phase-noise clock source for high-resolution data converters and FPGA-based signal processing pipelines. Use Value: 71 fs jitter translates to < 0.001° phase error at 100 MHz - critical for maintaining SNR > 90 dB in 16-bit+ acquisition chains.

56G/112G PAM4 SerDes Clocking

OTN Muxponders & Transponders

Use Scenario: High-speed optical interconnects in coherent DSP-based line cards require sub-100-fs jitter clocks to maintain BER < 10⁻¹² under PAM4 modulation.

IC Role / Device Role / Timing Role: Jitter attenuator and frequency multiplier generating clean 28.05 GHz/56.1 GHz SerDes reference clocks from lower-frequency network sync sources.

Use Value: 71 fs RMS jitter ensures sufficient margin against deterministic jitter accumulation across multiple retiming stages.

Use Scenario: OTN transport equipment must synchronize multiple client interfaces (e.g., 100G Ethernet, CPRI, OTU4) to a common timing source with traceable stratum-3E accuracy.

IC Role / Device Role / Timing Role: Primary timing IC providing synchronized, jitter-attenuated clocks to FEC engines, framers, and multiplexers across the card.

Use Value: Integrated reference and G.8262 compliance eliminate need for external TCXO, reducing cost and board area while meeting ITU-T wander limits.

10/40/100/400G Networking Line Cards

Medical Imaging Systems

Use Scenario: Modular switch/router line cards aggregate traffic from dozens of ports, each requiring precise clock alignment for packet buffering and scheduling.

IC Role / Device Role / Timing Role: Central clock generator distributing phase-aligned clocks to PHYs, MACs, and packet processors across heterogeneous interfaces.

Use Value: Two independent outputs with programmable formats allow simultaneous LVDS (PHY) and LVCMOS (control logic) clocking from one device.

Use Scenario: MRI and PET scanners demand ultra-stable sampling clocks for ADCs and DACs to prevent image artifacts caused by timing-induced harmonic distortion.

IC Role / Device Role / Timing Role: Low-phase-noise clock source for high-resolution data converters and FPGA-based signal processing pipelines.

Use Value: 71 fs jitter translates to < 0.001° phase error at 100 MHz - critical for maintaining SNR > 90 dB in 16-bit+ acquisition chains.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter attenuator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5342D-A-GM	External crystal reference; 44-QFN; 69 fs (P-grade only); no integrated oscillator	Requires external 48–54 MHz XTAL and load caps; higher board-level noise susceptibility	Preferred where existing XTAL infrastructure exists and acoustic noise is not a concern
LMK04832ISQE/NOPB	Two-stage PLL architecture; 4 outputs; 90 fs jitter; supports JESD204B subclass 1	Lacks integrated crystal; requires separate LDOs; larger 64-VQFN package	Selected when JESD204B deterministic latency and multi-chip synchronization are required

Compared with Si5342D-A-GM and LMK04832ISQE/NOPB, SI5392E-A-GMR delivers superior board-level integration via its monolithic crystal, tighter jitter (71 fs vs ≥90 fs), and smaller 44-LGA footprint-making it optimal for space-constrained, high-reliability telecom and medical timing applications.

Availability

SI5392E-A-GMR is available at Aetrix Electronics and suitable for 56G SerDes clocking, OTN transponder timing, and medical imaging systems requiring stable component supply across long production lifecycles.

Supply support for SI5392E-A-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in high-performance analog semiconductors, specializing in RF, mobile, infrastructure, and timing solutions for demanding communications applications.

The Si5392 product line delivers ultra-low-jitter clock generation and jitter attenuation for next-generation networking, data center, and test equipment-designed specifically to meet ITU-T G.8262 and IEEE 1588 timing standards.

FAQ

What is the phase jitter specification for SI5392E-A-GMR?

The SI5392E-A-GMR has a guaranteed phase jitter of 71 fs RMS (integrated from 12 kHz to 20 MHz), measured under Grade E conditions with integrated crystal reference. This value is confirmed in the Skyworks Final Data Sheet (206689B) and applies specifically to the SI5392E-A-GMR variant-not to external-reference grades like Si5392A or Si5392P. The 71 fs performance enables compliance with 56G PAM4 SerDes jitter budgets.

Does SI5392E-A-GMR require an external crystal?

No, SI5392E-A-GMR does not require an external crystal. It belongs to the J/K/L/M/E grade family and integrates a precision MEMS crystal oscillator on-die. This eliminates external XTAL components, reduces PCB area, improves reliability, and mitigates acoustic noise coupling during thermal transients-key advantages over A/B/C/D/P grades which mandate external 48–54 MHz crystals.

Is SI5392E-A-GMR pin-compatible with earlier Si5342 devices?

Yes, SI5392E-A-GMR is drop-in compatible with Si5342 devices in the same 44-LGA package. Skyworks explicitly states "Drop-in compatible with Si5345/44/42" in the datasheet, and both share identical pin functions, supply configurations, and I²C/SPI interface behavior. No PCB redesign is needed when upgrading from Si5342D-A-GM to SI5392E-A-GMR, though firmware updates may be required to leverage new features like enhanced hitless switching.

What output formats does SI5392E-A-GMR support?

SI5392E-A-GMR supports LVDS, LVPECL, LVCMOS, CML, and HCSL output formats across both OUT0 and OUT1 pins. Each output can be independently configured for format, amplitude, and slew rate via register settings. This flexibility allows direct interfacing with diverse downstream components-including SerDes PHYs (LVDS/CML), FPGAs (LVCMOS), and high-speed ADCs (LVPECL)-without external level-shifting circuitry.

How does holdover operation work on SI5392E-A-GMR?

During holdover, SI5392E-A-GMR uses up to 120 seconds of stored historical frequency data to compute an averaged holdover frequency, minimizing phase disturbance when the primary input fails. The averaging window and delay are programmable, and the final holdover frequency drift depends solely on the stability of its integrated crystal. This ensures compliant wander performance in SyncE applications even during extended reference outages.

Can SI5392E-A-GMR perform frequency-on-the-fly updates?

Yes, SI5392E-A-GMR supports Frequency-on-the-Fly (FOTF), allowing real-time reconfiguration of one MultiSynth's output frequency without affecting other outputs or causing glitches. This is implemented via dedicated register writes and enables dynamic rate adaptation in multi-protocol systems-for example, adjusting a 100G Ethernet clock while maintaining stable 25G CPRI timing on the second output.

SI5392E-A-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: -

Package/Case:: 44-TFLGA Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: Clock Multiplier, Jitter Attenuator

PLL:: Yes

Input:: LVCMOS

Output:: CML, HCSL, LVDS, LVPECL, LVCMOS

Number of Circuits:: 1

Ratio - Input:Output:: 4:2

Differential - Input:Output:: Yes/Yes

Frequency - Max:: 156.25MHz

Divider/Multiplier:: Yes/No

Voltage - Supply:: 1.71V ~ 1.89V, 3.14V ~ 3.47V

Operating Temperature:: -40°C ~ 85°C (TA)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 44-LGA (7x7)

SI5392E-A-GMR FAQ

1.How can I place an order for SI5392E-A-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5392E-A-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5392E-A-GMR reliable?

The price and inventory of SI5392E-A-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5392E-A-GMR is usually 5 days.

3.What payment methods are accepted for SI5392E-A-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5392E-A-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5392E-A-GMR?

SI5392E-A-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5392E-A-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5392E-A-GMR?

For technical support, including SI5392E-A-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5392E-A-GMR requirements.

6.How does Aetrix verify that SI5392E-A-GMR is sourced from the original manufacturer or authorized distributors?

All SI5392E-A-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5392E-A-GMR meets industry standards.

7.What is the process for return or replacement of SI5392E-A-GMR?

All SI5392E-A-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5392E-A-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5392E-A-GMR part is unused and in its original packaging.

Return procedure for SI5392E-A-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…