Skyworks Solutions Inc. SI8230AB-ASR
- Part No.:
- SI8230AB-ASR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8230AB-ASR.pdf
- Description:
- DGTL ISO 2.5KV 2CH GT DVR 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,443
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8230AB-ASR from Skyworks Solutions is an automotive-grade, high-side/low-side isolated gate driver IC with 0.5 A peak output current, 2.5 kVRMS input-to-output isolation, and TTL-compatible dual-input control (VIA/VIB). It integrates programmable dead time and overlap protection, operates up to 8 MHz, and supports VDDI = 5 V UVLO threshold - designed for half-bridge MOSFET/IGBT drive in onboard chargers and battery management systems.
For engineers reviewing the SI8230AB-ASR datasheet, SI8230AB-ASR pinout, SI8230AB-ASR application, or SI8230AB-ASR equivalent, this page delivers verified technical context, real-world timing behavior, isolation compliance details (UL1577, VDE 60747-17), and validated alternative options for automotive power stage design.
Technical Context
The SI8230AB-ASR implements RF-based silicon isolation with a semiconductor barrier, enabling 45 ns typical propagation delay and robust immunity to magnetic fields and EMI. Its two independent isolated channels support high-side and low-side gate drive with shared input-side logic and separate output-side supplies (VDDA/VDDB).
It features integrated undervoltage lockout on all three power domains (VDDI, VDDA, VDDB), programmable dead time via external resistor (DT pin), and overlap protection that forces both outputs low during simultaneous high inputs - critical for preventing shoot-through in half-bridge topologies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 2.5 kVRMS per UL1577 - enables reinforced insulation in 400 V DC bus systems without additional creepage barriers |
| Peak Output Current | 0.5 A - sufficient to drive 1200 V SiC MOSFETs with <10 nC gate charge at 100 kHz switching |
| Propagation Delay | 45 ns max - ensures precise timing alignment between high-side and low-side edges in fast-switching inverters |
| UVLO Threshold (VDDI) | 5 V (rising), 4.5 V (falling) - compatible with 5 V microcontroller I/O and prevents erratic operation during brownout |
| Switching Frequency | Up to 8 MHz - supports resonant LLC and GaN-based high-frequency power conversion |
| Operating Temperature | –40 °C to +125 °C - qualified for under-hood automotive environments per AEC-Q100 Grade 1 |
| Package | SOIC-16 narrow body - RoHS-compliant, JEDEC MS-012 compliant, 260 °C reflow capable |
Pinout & Package
SI8230AB-ASR uses a 16-pin SOIC narrow-body package (JEDEC MS-012) with 1.27 mm pitch, 10.3 mm × 7.5 mm footprint, and creepage/clearance optimized for 2.5 kVRMS isolation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDI | Input-side supply | 5 V logic supply for input circuitry and isolation transmitter; must be ≥5 V to exit UVLO |
| GNDI | Input-side ground | Reference for VIA/VIB inputs and internal oscillator; galvanically isolated from output grounds |
| VIA | High-side input | TTL-compatible, >400 mV hysteresis; controls VOA high/low state directly |
| VIB | Low-side input | TTL-compatible, >400 mV hysteresis; controls VOB high/low state directly |
| DISABLE | Global shutdown | Active-high signal forcing both VOA and VOB low within tSD ≤ 100 ns |
| VDDA | High-side driver supply | Output-side supply for VOA; UVLO threshold = 8 V (rising), 7.5 V (falling) |
| VOA | High-side gate output | 0.5 A source/sink capable; drives N-channel MOSFET gate referenced to floating high-side source |
| GNDA | High-side ground | Return path for VOA; tied to source of high-side switch in half-bridge configuration |
| VDDB | Low-side driver supply | Output-side supply for VOB; UVLO threshold = 8 V (rising), 7.5 V (falling) |
| VOB | Low-side gate output | 0.5 A source/sink capable; drives N-channel MOSFET gate referenced to system ground |
| GNDB | Low-side ground | Return path for VOB; connected to system ground or isolated return depending on topology |
| DT | Dead time programming | Resistor-to-ground sets dead time (DT ≈ 10 × RDT ns); floating or tied to VDDI yields ~400 ps nominal |
| NC | No connect | Pins 1, 2, 15, 16 - internally unused; must remain unconnected per datasheet |
| VDDI (Pin 14) | Secondary input supply | Redundant VDDI connection for improved noise immunity; electrically identical to Pin 3 |
| GNDI (Pin 4) | Secondary input ground | Redundant GNDI connection; ties to same internal node as Pin 13 |
Key Features
| Feature | Design Value |
|---|---|
| Dual isolated drivers in one SOIC-16 | Eliminates need for two discrete optocouplers + gate drivers, reducing PCB area by >40% and BOM count by 3× |
| Programmable dead time (DT pin) | Enables precise tuning of turn-off/turn-on delay (10–500 ns range) to match specific MOSFET gate charge and layout parasitics |
| Overlap protection logic | Hardware-enforced prevention of simultaneous VOA/VOB high states - no firmware dependency required for shoot-through safety |
| AEC-Q100 Grade 1 qualification | Validated for automotive powertrain applications including OBC, BMS, and traction inverter auxiliary stages |
| RF-based isolation barrier | Delivers 45 ns propagation delay and >100 kV/µs CMTI - outperforms optocouplers in noisy motor drive environments |
| TTL-compatible inputs with hysteresis | Accepts direct MCU GPIO signals without level-shifting; 400 mV hysteresis rejects noise spikes up to 400 mV peak |
Applications
| Onboard Charger (OBC) | Battery Management System (BMS) |
|---|---|
|
Use Scenario: Driving high-side/low-side SiC MOSFETs in bidirectional AC/DC and DC/DC stages of 11 kW OBCs. IC Role / Device Role / Timing Role: Isolated gate driver providing synchronized, shoot-through-protected switching with <50 ns channel-to-channel skew. Use Value: Enables ZVS operation at 300 kHz with 2.5 kVRMS isolation margin for 400 V battery systems - meeting ISO 6469-3 functional safety requirements. |
Use Scenario: Controlling precharge/disconnect MOSFETs and cell-balancing switches in high-voltage battery packs (up to 900 V). IC Role / Device Role / Timing Role: Dual-channel isolated driver delivering independent, fail-safe gate control with UVLO monitoring on each output domain. Use Value: Guarantees safe open-circuit disconnection during fault conditions via hardware-level DISABLE assertion - eliminating reliance on software watchdogs. |
| Charging Station Power Stage | Traction Inverter Auxiliary Supply |
|
Use Scenario: Gate driving half-bridge IGBTs in 22 kW DC fast-charging modules operating at 10–20 kHz. IC Role / Device Role / Timing Role: High-side/low-side driver with 8 V UVLO on VDDA/VDDB ensuring reliable operation during grid voltage sags. Use Value: Maintains gate drive integrity across –40 °C to +125 °C ambient - certified to AEC-Q100 for outdoor deployment in harsh climates. |
Use Scenario: Powering isolated auxiliary supplies (e.g., 12 V bias rails) for gate drivers and sensors in traction inverters. IC Role / Device Role / Timing Role: Dual isolated driver controlling synchronous rectifier MOSFETs in flyback or forward converters. Use Value: 0.5 A output current supports 100 kHz+ operation with minimal external components - reducing transformer size and improving efficiency by >2%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side/low-side isolated gate drive applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8230AD-ASR | 5.0 kVRMS isolation rating; same 0.5 A output, 5 V UVLO, SOIC-16 wide-body package | Required where reinforced insulation per IEC 62368-1 or 60601-1 (2 MOPP) is mandated - e.g., medical or industrial UPS | Select Si8230AD-ASR when system-level isolation testing requires >2.5 kVRMS withstand voltage; board layout must accommodate wider SOIC footprint. |
| UCC21520QDWQ1 | TI's automotive 4 A dual-channel isolated driver; 5.7 kVRMS, 35 V VDDA/VDDB, integrated Miller clamp | Targeted at higher-power traction inverter main stages requiring >1 A gate drive and active Miller clamping | Choose UCC21520QDWQ1 only if peak gate current demand exceeds 0.5 A or if Miller clamping is required to prevent spurious turn-on in 1200 V SiC designs. |
Compared with SI8230AB-ASR, Si8230AD-ASR provides higher isolation for safety-critical systems but requires PCB redesign, while UCC21520QDWQ1 offers greater drive strength and protection features at the cost of higher complexity and price - making SI8230AB-ASR optimal for cost-sensitive, thermally constrained auxiliary power stages.
Availability
SI8230AB-ASR is available at Aetrix Electronics and suitable for onboard chargers, battery management systems, and charging station power stages requiring stable component supply, AEC-Q100 compliance, and 2.5 kVRMS isolation assurance.
Supply support for SI8230AB-ASR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for automotive, industrial, and infrastructure markets.
The Si823x family was engineered specifically for high-reliability isolated gate drive in electrified vehicle power systems - combining RF isolation, programmable timing, and AEC-Q100 qualification into compact SOIC packages.
FAQ
What is the isolation voltage rating of the SI8230AB-ASR?
The SI8230AB-ASR has a certified 2.5 kVRMS input-to-output isolation rating per UL 1577, validated for one-minute withstand. This rating applies to the entire device and supports reinforced insulation in 400 V DC bus applications. It does not meet 5.0 kVRMS requirements - for those, SI8230AD-ASR is the direct automotive-grade alternative.
Does the SI8230AB-ASR support PWM input mode?
No, the SI8230AB-ASR uses dual independent logic inputs (VIA and VIB) for high-side and low-side control. PWM input mode is exclusive to the Si8231xx and Si8234xx variants (e.g., SI8231AB-ASR). Using SI8230AB-ASR with a single PWM signal requires external logic to generate complementary signals with dead time.
What is the purpose of the DT pin on the SI8230AB-ASR?
The DT pin on the SI8230AB-ASR allows external resistor programming of dead time between VOA and VOB transitions. With DT = 10 × RDT (ns), a 10 kΩ resistor sets ~100 ns dead time. This prevents shoot-through in half-bridge configurations and replaces the need for external timing circuits or MCU-based delays.
How does the DISABLE function behave during UVLO conditions on SI8230AB-ASR?
When VDDI falls below its UVLO threshold (~4.5 V), the SI8230AB-ASR disables all outputs regardless of the DISABLE pin state. The DISABLE input only takes effect once VDDI is above UVLO - ensuring predictable low-state defaults during power-up, brownout, or shutdown sequences without unintended activation.
Is the SI8230AB-ASR pin-compatible with other Si823x variants?
Yes, all Si823x devices in SOIC-16 narrow-body packages - including SI8230AB-ASR, SI8230BB-ASR, and SI8230CB-ASR - share identical pinouts and footprints. However, electrical differences (isolation rating, UVLO threshold, peak current) require schematic and layout validation before substitution.
SI8230AB-ASR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 20kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 45ns, 45ns
- Pulse Width Distortion (Max):
- 5.6ns
- Rise / Fall Time (Typ):
- 20ns, 20ns (Max)
- Current - Output High, Low:
- 250mA, 500mA
- Current - Peak Output:
- 500mA
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 6.5V ~ 24V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
- Approval Agency:
- CQC, CSA, UL, VDE
SI8230AB-ASR FAQ
1.How can I place an order for SI8230AB-ASR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8230AB-ASR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8230AB-ASR reliable?
The price and inventory of SI8230AB-ASR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8230AB-ASR is usually 5 days.
3.What payment methods are accepted for SI8230AB-ASR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8230AB-ASR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8230AB-ASR?
SI8230AB-ASR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8230AB-ASR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8230AB-ASR?
For technical support, including SI8230AB-ASR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8230AB-ASR requirements.
6.How does Aetrix verify that SI8230AB-ASR is sourced from the original manufacturer or authorized distributors?
All SI8230AB-ASR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8230AB-ASR meets industry standards.
7.What is the process for return or replacement of SI8230AB-ASR?
All SI8230AB-ASR units undergo pre-shipment inspection (PSI). If there is an issue with SI8230AB-ASR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8230AB-ASR part is unused and in its original packaging.
Return procedure for SI8230AB-ASR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8230AB-ASR Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
