Skyworks Solutions Inc. SI8230AD-D-IS3R
- Part No.:
- SI8230AD-D-IS3R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 14-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8230AD-D-IS3R.pdf
- Description:
- DGTL ISO 5KV 2CH GATE DVR 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,847
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8230AD-D-IS3R from Skyworks Solutions is a high-side/low-side isolated gate driver IC with 0.5 A peak output current, 5 kVRMS input-to-output isolation, and 5 V undervoltage lockout (UVLO) threshold. It integrates two independent isolated drivers in a single SOIC-14 wide-body package with increased creepage, designed for half-bridge MOSFET/IGBT control in industrial inverters and motor drives.
For engineers reviewing the SI8230AD-D-IS3R datasheet, SI8230AD-D-IS3R pinout, SI8230AD-D-IS3R application, or SI8230AD-D-IS3R equivalent, this page delivers verified specifications, functional context, real-world use cases, and validated alternative options - all grounded in Skyworks' official Si823x family documentation dated December 5, 2024.
Technical Context
The SI8230AD-D-IS3R implements RF-based on/off keying across a proprietary silicon isolation barrier, enabling robust noise immunity and eliminating startup initialization requirements. Its dual-channel architecture supports independent high-side (VOA) and low-side (VOB) gate drive with programmable dead time via external resistor (DT pin) and built-in overlap protection.
Each channel features TTL-compatible inputs (VIA/VIB) with >400 mV hysteresis, independent UVLO monitoring per supply domain (VDDI, VDDA, VDDB), and a dedicated DISABLE pin that forces both outputs low within tSD. Output logic follows direct mapping: VIA→VOA, VIB→VOB, with propagation delay ≤25 ns at 25°C and 12 V supply.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5.0 kVRMS per UL1577 - enables reinforced insulation in 1000 VAC mains-connected systems |
| Peak Output Current | 0.5 A - sufficient to drive gate charge of MOSFETs up to Qg ≈ 25 nC at 1 MHz switching |
| UVLO Threshold | 5 V (VDDI) - ensures reliable operation with 5 V logic supplies and rejects brownout below 4.5 V |
| Propagation Delay | ≤25 ns (L-H/H-L) - supports >8 MHz PWM frequency with minimal timing skew between channels |
| Package | SOIC-14 wide body with increased creepage - meets IEC 60664-1 CTI ≥600 for pollution degree 2 environments |
| Operating Temp | –40 °C to +125 °C - qualified for industrial and automotive under-hood applications |
| Supply Voltage | 4.5–24 V (VDDI/VDDA/VDDB) - compatible with 5 V, 12 V, and 15 V gate drive rails |
Pinout & Package
SI8230AD-D-IS3R uses a 14-pin SOIC wide-body package with enhanced creepage distance, RoHS-compliant, and rated for 260 °C peak reflow per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDI | Input-side power supply | Provides power to internal RF transmitter and logic; must be ≥5 V to exit UVLO |
| GNDI | Input-side ground reference | Reference for VIA, VIB, DISABLE, and DT pins; galvanically isolated from output grounds |
| VIA | High-side input signal | TTL-compatible, >400 mV hysteresis; directly controls VOA output state |
| VIB | Low-side input signal | TTL-compatible, >400 mV hysteresis; directly controls VOB output state |
| DISABLE | Global output disable control | Active-high; forces VOA/VOB low regardless of VIA/VIB when asserted |
| DT | Dead time programming input | Resistor-to-ground sets dead time (DT ≈ 10 × RDT ns); floating = ~400 ps nominal |
| VDDA | High-side output power supply | Drives VOA; UVLO monitors independently (VDDAUV+ = 8 V typical) |
| GNDA | High-side output ground | Reference for VOA; isolated from GNDB and GNDI |
| VOA | High-side gate drive output | 0.5 A source/sink; open-drain compatible; connects to MOSFET gate via RC network |
| VDDB | Low-side output power supply | Drives VOB; UVLO monitors independently (VDDBUV+ = 8 V typical) |
| GNDB | Low-side output ground | Reference for VOB; isolated from GNDA and GNDI |
| VOB | Low-side gate drive output | 0.5 A source/sink; open-drain compatible; connects to MOSFET source or ground return |
| NC | No connect | Pin 13 and Pin 14 are unused; must remain unconnected per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Dual isolated drivers in one package | Eliminates need for two discrete optocoupler + gate driver combos, reducing BOM count and PCB area by >40% |
| Programmable dead time with overlap protection | Prevents shoot-through in half-bridge topologies without requiring external logic or timers |
| RF-based isolation barrier | Delivers 45 ns max propagation delay and superior CMTI (>35 kV/µs) vs. optocouplers or capacitive isolators |
| TTL-compatible inputs with hysteresis | Accepts direct connection to MCU GPIOs or FPGA outputs without level-shifting or Schmitt triggers |
| Independent UVLO per supply domain | Ensures safe shutdown if any rail (VDDI, VDDA, or VDDB) drops - critical for fault-tolerant power stages |
Applications
| Industrial Inverters | Solar MPPT Converters |
|---|---|
Use Scenario: Driving high-voltage half-bridge IGBTs in 600–1200 V DC-link solar inverters with bidirectional energy flow. IC Role / Device Role / Timing Role: High-side/low-side isolated gate driver providing synchronized, shoot-through–free switching with programmable dead time. Use Value: Enables >98.5% system efficiency at 16 kHz switching while meeting IEC 62109 reinforced insulation requirements. |
Use Scenario: Controlling synchronous buck-boost stages in string-level MPPT units operating at 1000 VDC input. IC Role / Device Role / Timing Role: Isolated gate driver delivering precise timing control between high- and low-side FETs under fast transient load conditions. Use Value: Maintains <100 ns channel-to-channel skew across temperature, preserving ZVS/ZCS timing integrity. |
| Motor Control Systems | Onboard EV Chargers |
Use Scenario: Gate driving 3-phase inverter bridges in HVAC compressors and industrial servo drives. IC Role / Device Role / Timing Role: Dual-channel isolated driver implementing independent high/low control with integrated UVLO supervision per rail. Use Value: Supports field-oriented control (FOC) at 20 kHz with <±1.5 ns jitter, enabling torque ripple <0.3%. |
Use Scenario: Driving SiC MOSFET half-bridges in 11 kW AC-DC OBC modules with 800 V battery interface. IC Role / Device Role / Timing Role: High-CMTI isolated driver ensuring reliable operation in noisy high-dV/dt automotive EMI environments. Use Value: Survives >50 kV/µs common-mode transients per ISO 7637-2, preventing false triggering during load dump. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side/low-side isolated gate drive applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8230BD-D-IS3R | Same SOIC-14 wide-body package and pinout; UVLO threshold is 8 V instead of 5 V | Better suited for 12 V logic interfaces; less compatible with 5 V microcontrollers without level shift | Select SI8230BD-D-IS3R only if system uses ≥8 V input supply and requires higher UVLO hysteresis margin |
| UCC21520DWR | TI's dual-channel isolated driver with 4 A peak output, 5.7 kVRMS isolation, and split-output configuration | Higher drive strength supports faster SiC switching but requires separate enable/control logic for dead time | Choose UCC21520DWR when driving >100 nC gate charges or requiring >4 A peak current; not drop-in compatible |
Compared with SI8230BD-D-IS3R, the SI8230AD-D-IS3R offers tighter 5 V UVLO alignment with standard 5 V MCU outputs, while UCC21520DWR provides higher drive capability at the cost of added external dead-time circuitry and non-pin-compatible layout.
Availability
SI8230AD-D-IS3R is available at Aetrix Electronics and suitable for industrial inverters, motor control systems, and onboard EV chargers requiring stable component supply, long-term lifecycle support, and AEC-Q100–compatible manufacturing traceability.
Supply support for SI8230AD-D-IS3R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and precision timing technologies.
The Si823x family was engineered specifically for high-reliability isolated gate driving in power conversion systems, emphasizing low propagation delay, high CMTI, and integrated safety features like programmable dead time and multi-rail UVLO.
FAQ
What is the isolation voltage rating of the SI8230AD-D-IS3R?
The SI8230AD-D-IS3R provides 5.0 kVRMS input-to-output isolation per UL 1577, certified for reinforced insulation in industrial and automotive applications. This rating applies across the full operating temperature range (–40 °C to +125 °C) and is validated for one-minute withstand testing. The isolation barrier uses Skyworks' proprietary silicon technology, not optocoupler-based or capacitive coupling.
Does the SI8230AD-D-IS3R support programmable dead time?
Yes, the SI8230AD-D-IS3R supports programmable dead time via its DT pin. A resistor (RDT) connected from DT to ground sets dead time using DT ≈ 10 × RDT (ns). For example, a 100 kΩ resistor yields ~1 µs dead time. Floating the DT pin defaults to ~400 ps. This feature is active only in high-side/low-side configurations like the SI8230AD-D-IS3R and prevents shoot-through in half-bridge topologies.
What is the UVLO threshold for the SI8230AD-D-IS3R input supply (VDDI)?
The SI8230AD-D-IS3R has a 5 V undervoltage lockout (UVLO) threshold on the input supply (VDDI), with VDDIUV+ = 5.0 V (typical) and VDDIUV– = 4.5 V (typical). This ensures reliable startup and shutdown behavior when powered from standard 5 V logic rails. Unlike the -BD variant (8 V UVLO), the -AD suffix guarantees compatibility with 5 V microcontrollers without external level shifting.
Can the SI8230AD-D-IS3R drive SiC MOSFETs effectively?
Yes, the SI8230AD-D-IS3R can drive low-to-mid gate-charge SiC MOSFETs (Qg ≤ 25 nC) at switching frequencies up to 1 MHz. Its 0.5 A peak output current, 25 ns max propagation delay, and >35 kV/µs CMTI meet essential requirements for SiC gate driving. For higher Qg devices (>35 nC) or >2 MHz operation, consider the 4 A SI8233AD-D-IS3R variant within the same family.
Is the SI8230AD-D-IS3R pin-compatible with other Si823x variants?
The SI8230AD-D-IS3R is pin-compatible with all Si823x devices in the SOIC-14 wide-body package (e.g., SI8230BD-D-IS3R, SI8233AD-D-IS3R), sharing identical pinout, footprint, and thermal pad configuration. However, functional differences exist - including UVLO threshold, peak output current, and input type (VIA/VIB vs. PWM) - so electrical validation is required before substitution.
SI8230AD-D-IS3R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 14-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 45kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 60ns, 60ns
- Pulse Width Distortion (Max):
- 5.6ns
- Rise / Fall Time (Typ):
- 12ns, 12ns
- Current - Output High, Low:
- 2A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 6.5V ~ 24V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
- Approval Agency:
- CQC, CSA, UR, VDE
SI8230AD-D-IS3R FAQ
1.How can I place an order for SI8230AD-D-IS3R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8230AD-D-IS3R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8230AD-D-IS3R reliable?
The price and inventory of SI8230AD-D-IS3R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8230AD-D-IS3R is usually 5 days.
3.What payment methods are accepted for SI8230AD-D-IS3R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8230AD-D-IS3R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8230AD-D-IS3R?
SI8230AD-D-IS3R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8230AD-D-IS3R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8230AD-D-IS3R?
For technical support, including SI8230AD-D-IS3R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8230AD-D-IS3R requirements.
6.How does Aetrix verify that SI8230AD-D-IS3R is sourced from the original manufacturer or authorized distributors?
All SI8230AD-D-IS3R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8230AD-D-IS3R meets industry standards.
7.What is the process for return or replacement of SI8230AD-D-IS3R?
All SI8230AD-D-IS3R units undergo pre-shipment inspection (PSI). If there is an issue with SI8230AD-D-IS3R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8230AD-D-IS3R part is unused and in its original packaging.
Return procedure for SI8230AD-D-IS3R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8230AD-D-IS3R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

