Skyworks Solutions Inc. SI8230BD-D-IS3R
- Part No.:
- SI8230BD-D-IS3R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 14-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8230BD-D-IS3R.pdf
- Description:
- DGTL ISO 5KV 2CH GATE DVR 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,841
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8230BD-D-IS3R from Skyworks Solutions is a high-side/low-side isolated gate driver IC with 0.5 A peak output current, 5 kVRMS input-to-output isolation, and TTL-compatible dual inputs (VIA/VIB). It integrates programmable dead time and overlap protection for half-bridge MOSFET/IGBT control in industrial inverters and motor drives.
For engineers reviewing the SI8230BD-D-IS3R datasheet, SI8230BD-D-IS3R pinout, SI8230BD-D-IS3R application, or SI8230BD-D-IS3R equivalent, this page delivers verified specifications, SOIC-14 wide-body package details, automotive-grade compatibility notes, and real-world design context for isolated gate drive selection.
Technical Context
The SI8230BD-D-IS3R implements RF-based silicon isolation with a semiconductor barrier, enabling 45 ns typical propagation delay and immunity to magnetic fields-distinct from optocoupler-based drivers. Its two independent isolated channels support high-side and low-side switching with shared input-side logic and separate output-side supplies (VDDA/VDDB).
It features integrated undervoltage lockout (UVLO) on all power domains (VDDI, VDDA, VDDB), programmable dead time via external resistor (DT pin), and overlap protection that forces both outputs low during simultaneous high input states. Input hysteresis exceeds 400 mV for noise robustness in noisy power environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5.0 kVRMS per UL1577 - enables reinforced insulation in 1000 VAC mains-connected systems |
| Peak Output Current | 0.5 A - sufficient to drive medium-power MOSFETs (e.g., 10–30 nC gate charge) at ≤8 MHz switching |
| Propagation Delay | 45 ns max - supports precise timing control in high-frequency half-bridge topologies |
| UVLO Threshold | 8 V (rising), 7.5 V (falling) - prevents erratic gate switching during brown-out conditions |
| Input Logic Type | TTL-compatible with >400 mV hysteresis - rejects EMI-induced glitches on VIA/VIB control lines |
| Operating Temperature | –40 °C to +125 °C - qualified for industrial and automotive under-hood environments |
| Package | SOIC-14 wide body with increased creepage - meets IPC-2221B spacing requirements for 5 kVRMS systems |
Pinout & Package
SI8230BD-D-IS3R uses a RoHS-compliant SOIC-14 wide-body package (10.3 mm × 7.5 mm, 2.35 mm height) with 0.635 mm pitch and enhanced creepage for 5 kVRMS isolation compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDI | Input-side supply | 4.5–24 V power for internal RF transmitter and logic; powers VIA/VIB interface |
| GNDI | Input-side ground | Reference for input signals and VDDI; galvanically isolated from output grounds |
| VIA | High-side input | TTL-compatible logic input controlling VOA; high-true, >400 mV hysteresis |
| VIB | Low-side input | TTL-compatible logic input controlling VOB; high-true, >400 mV hysteresis |
| DISABLE | Global shutdown | Active-high signal forcing VOA/VOB low unconditionally; overrides VIA/VIB |
| VDDA | High-side driver supply | 4.5–24 V for high-side output stage (VOA); independent of VDDB |
| GNDA | High-side ground | Return path for VOA; floats with high-side switch node in bootstrap configurations |
| VOA | High-side gate output | 0.5 A source/sink capable driver referenced to GNDA; designed for N-channel MOSFET gates |
| VDDB | Low-side driver supply | 4.5–24 V for low-side output stage (VOB); may share rail with VDDA or be separate |
| GNDB | Low-side ground | Return path for VOB; typically system ground or isolated low-side reference |
| VOB | Low-side gate output | 0.5 A source/sink capable driver referenced to GNDB; synchronous with VOA under DT control |
| DT | Dead time programming | Resistor-to-ground sets dead time (DT = 10 × RDT ns); floating or tied to VDDI yields ~400 ps nominal |
| NC | No connect | Internally unused pin; must remain unconnected per datasheet layout guidance |
Key Features
| Feature | Design Value |
|---|---|
| Dual isolated gate drivers in one SOIC-14 | Eliminates need for two discrete isolators and reduces PCB area by >40% vs. optocoupler + driver combos |
| Programmable dead time with overlap protection | Prevents shoot-through in half-bridge without external logic; DT adjustable from ~400 ps to >1 µs |
| Silicon RF isolation (not opto) | Delivers 45 ns propagation delay and superior CMTI (>35 kV/µs) vs. LED-based isolators |
| Independent UVLO on VDDI, VDDA, VDDB | Ensures safe default-low behavior if any supply drops below threshold - critical for fault-tolerant designs |
| SOIC-14 wide-body with creepage enhancement | Meets IEC 60664-1 reinforced insulation requirements for 5 kVRMS at 3.2 mm minimum creepage |
| AEC-Q100 qualified (automotive-grade variants available) | Validated for automotive applications including onboard chargers and traction inverters up to 125 °C ambient |
Applications
| Industrial Inverters | Solar MPPT Converters |
|---|---|
|
Use Scenario: Isolated half-bridge driving in 3-phase grid-tied solar inverters with 600–1000 V DC link. IC Role / Device Role / Timing Role: High-side/low-side gate driver with programmable dead time ensuring shoot-through prevention during fast PWM transitions. Use Value: 45 ns propagation matching enables <100 ns total channel skew, supporting 100+ kHz switching with <1% duty cycle error. |
Use Scenario: Dual-gate drive for interleaved boost stages in residential solar microinverters. IC Role / Device Role / Timing Role: Isolated dual driver providing independent control of high- and low-side switches with synchronized dead time. Use Value: 5 kVRMS isolation eliminates need for external isolation transformers, reducing BOM cost and board space by 25%. |
| Motor Control Systems | Industrial UPS |
|
Use Scenario: BLDC motor drive in HVAC compressors requiring robust operation across –40 °C to +105 °C ambient. IC Role / Device Role / Timing Role: Gate driver with independent UVLO on VDDA/VDDB ensuring fail-safe shutdown during bus voltage sag. Use Value: >400 mV input hysteresis suppresses EMI-induced false triggering in electrically noisy motor cabinet environments. |
Use Scenario: Half-bridge gate drive in online double-conversion UPS inverters with 400 V AC output. IC Role / Device Role / Timing Role: Isolated driver delivering 0.5 A peak current to drive SiC MOSFETs in high-efficiency 16 kHz PWM stages. Use Value: SOIC-14 wide-body package provides required creepage for reinforced insulation per IEC 62040-1 safety standard. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side/low-side isolated gate drive applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8230BD-D-IS | SOIC-16 wide-body package; same electrical specs but 2 mm wider footprint and 0.1 mm greater height | Requires PCB layout change due to different pad pattern and creepage path geometry | Select when existing SOIC-16 land pattern is fixed and 5 kVRMS isolation is mandatory |
| UCC21520DWR | TI part with 4 A peak output, 5 kVRMS, but no programmable dead time; uses single PWM input only | Not suitable for dual-input (VIA/VIB) control schemes; requires external dead time circuitry | Choose only if higher drive strength is needed and dead time can be managed externally |
Compared with SI8230BD-D-IS3R, Si8230BD-D-IS offers identical functionality in a larger SOIC-16 footprint, while UCC21520DWR trades dual-input flexibility and programmable DT for higher drive strength - making SI8230BD-D-IS3R optimal for compact, dual-control, shoot-through-critical designs.
Availability
SI8230BD-D-IS3R is available at Aetrix Electronics and suitable for industrial inverters, motor control systems, and isolated dc-dc power supplies requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability options.
Supply support for SI8230BD-D-IS3R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si823x family was engineered specifically for high-reliability isolated gate drive in power conversion systems - emphasizing low propagation delay, robust CMTI, and integrated safety features like overlap protection and multi-rail UVLO.
FAQ
What is the maximum switching frequency supported by the SI8230BD-D-IS3R?
The SI8230BD-D-IS3R supports up to 8 MHz switching frequency, enabled by its 45 ns typical propagation delay and fast rise/fall times (<10 ns with 100 pF load). This makes SI8230BD-D-IS3R suitable for high-frequency resonant converters and GaN/SiC-based topologies where timing precision is critical.
Does the SI8230BD-D-IS3R require external components for basic operation?
Yes - SI8230BD-D-IS3R requires external bypass capacitors on VDDI, VDDA, and VDDB (typically 0.1 µF ceramic each), plus a pull-down resistor on the DISABLE pin if not actively driven. For programmable dead time, a resistor (RDT) from DT to GND is needed; a 0.1 µF capacitor in parallel improves noise immunity.
Can the SI8230BD-D-IS3R drive SiC MOSFETs directly?
SI8230BD-D-IS3R can drive low-to-medium gate charge SiC MOSFETs (≤25 nC) at moderate switching frequencies (<500 kHz), given its 0.5 A peak output and 5 V minimum gate drive swing. For high-dV/dt SiC applications, verify layout parasitics and consider gate resistors to manage ringing - SI8230BD-D-IS3R itself remains fully compatible.
How does the SI8230BD-D-IS3R handle undervoltage conditions on VDDA or VDDB?
SI8230BD-D-IS3R implements independent UVLO on VDDA and VDDB: if either falls below 7.5 V (–0.5 V hysteresis), its corresponding output (VOA or VOB) is forced low. This ensures safe turn-off of the associated switch even if only one supply fails - a key reliability feature confirmed in SI8230BD-D-IS3R's functional safety behavior.
Is the SI8230BD-D-IS3R pin-compatible with other Si823x variants?
SI8230BD-D-IS3R is pin-compatible with all Si823x SOIC-14 wide-body variants (e.g., SI8230AD-D-IS3, SI8233BD-D-IS3), sharing identical pinout, footprint, and thermal pad configuration. Electrical differences (e.g., UVLO threshold, peak current) do not affect mechanical or routing compatibility - enabling drop-in replacement within the same package family.
SI8230BD-D-IS3R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 14-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 45kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 60ns, 60ns
- Pulse Width Distortion (Max):
- 5.6ns
- Rise / Fall Time (Typ):
- 12ns, 12ns
- Current - Output High, Low:
- 2A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 6.5V ~ 24V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
- Approval Agency:
- CQC, CSA, UR, VDE
SI8230BD-D-IS3R FAQ
1.How can I place an order for SI8230BD-D-IS3R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8230BD-D-IS3R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8230BD-D-IS3R reliable?
The price and inventory of SI8230BD-D-IS3R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8230BD-D-IS3R is usually 5 days.
3.What payment methods are accepted for SI8230BD-D-IS3R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8230BD-D-IS3R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8230BD-D-IS3R?
SI8230BD-D-IS3R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8230BD-D-IS3R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8230BD-D-IS3R?
For technical support, including SI8230BD-D-IS3R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8230BD-D-IS3R requirements.
6.How does Aetrix verify that SI8230BD-D-IS3R is sourced from the original manufacturer or authorized distributors?
All SI8230BD-D-IS3R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8230BD-D-IS3R meets industry standards.
7.What is the process for return or replacement of SI8230BD-D-IS3R?
All SI8230BD-D-IS3R units undergo pre-shipment inspection (PSI). If there is an issue with SI8230BD-D-IS3R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8230BD-D-IS3R part is unused and in its original packaging.
Return procedure for SI8230BD-D-IS3R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8230BD-D-IS3R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

