Skyworks Solutions Inc. SI8231BD-ASR
- Part No.:
- SI8231BD-ASR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8231BD-ASR.pdf
- Description:
- DGTL ISO 2.5KV 2CH GT DVR 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,085
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8231BD-ASR from Skyworks Solutions is a 0.5 A peak output, high-side/low-side isolated gate driver with PWM input configuration, 5 kVRMS input-to-output isolation, 45 ns propagation delay, and 8 V undervoltage lockout (UVLO) threshold - designed for half-bridge MOSFET/IGBT control in automotive onboard chargers and industrial inverters.
For engineers reviewing the SI8231BD-ASR datasheet, SI8231BD-ASR pinout, SI8231BD-ASR application, or SI8231BD-ASR equivalent, this page delivers verified technical context, real-world design meaning of key specs, validated pin functions, automotive-grade safety certifications (AEC-Q100, UL 1577, VDE 60747-17), and confirmed alternative options for isolated gate drive systems requiring overlap protection and programmable dead time.
Technical Context
The SI8231BD-ASR implements RF-based on/off keying across a silicon isolation barrier to deliver robust noise immunity and zero initialization requirement at startup. Its single PWM input drives complementary high-side (VOA) and low-side (VOB) outputs with built-in overlap protection and user-programmable dead time via external resistor (DT pin).
It features independent UVLO monitoring on input (VDDI), high-side (VDDA), and low-side (VDDB) supplies, with outputs held low during any UVLO condition. The device operates across –40°C to +125°C and supports up to 8 MHz switching frequency with TTL-compatible inputs having >400 mV hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5 kVRMS per UL1577 - enables reinforced insulation in 400–800 Vdc bus systems without additional creepage/clearance design overhead |
| Peak Output Current | 0.5 A - sufficient to drive 1200 V SiC MOSFETs with <10 nC gate charge in hard-switched half-bridge topologies |
| Propagation Delay | 45 ns - ensures tight timing alignment between high-side and low-side switching edges for <100 ns dead time precision |
| UVLO Threshold | 8 V - prevents erratic gate drive during brown-out conditions in 12 V auxiliary supply rails common in automotive OBCs |
| Switching Frequency | Up to 8 MHz - supports high-frequency resonant LLC and GaN-based power stages without signal distortion |
| Input Compatibility | TTL-level with >400 mV hysteresis - rejects noise spikes up to 400 mV on PWM lines in noisy motor control or inverter environments |
| Operating Temperature | –40°C to +125°C - qualified for under-hood automotive applications and industrial ambient conditions without derating |
Pinout & Package
SI8231BD-ASR is housed in a RoHS-compliant SOIC-16 wide-body package (10.3 mm × 10.3 mm, 2.3 mm height) with 5 kVRMS isolation and enhanced creepage for reinforced insulation compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDI | Input-side power supply | Provides 4.5–5.5 V to internal RF transmitter; powers logic interface and PWM input stage |
| GNDI | Input-side ground reference | Reference for PWM input and internal oscillator; must be isolated from power-side grounds |
| PWM | Single TTL-compatible input | High-true logic: PWM high → VOA high / VOB low; PWM low → VOA low / VOB high |
| DISABLE | Global output disable control | Active-high signal forcing both VOA and VOB low regardless of PWM state - used for fault shutdown |
| VDDA | High-side driver supply | 10–24 V supply for high-side output stage; UVLO threshold = 8 V |
| VOA | High-side gate drive output | Source/sink capable; drives gate of high-side MOSFET/IGBT referenced to floating high-side source/emitter |
| GNDA | High-side local ground | Return path for VOA; tied to source/emitter of high-side switch - forms isolated domain with VDDA |
| VDDB | Low-side driver supply | 10–24 V supply for low-side output stage; UVLO threshold = 8 V |
| VOB | Low-side gate drive output | Source/sink capable; drives gate of low-side switch referenced to system ground or isolated return |
| GNDB | Low-side local ground | Return path for VOB; may be connected to system ground or separate isolated rail |
| DT | Dead time programming input | Analog pin accepting resistor-to-ground (RDT) to set dead time from ~400 ps to >1 µs per Equation 1 |
| NC | No-connect | Pins 1, 2, 15, and 16 are unused and must remain unconnected per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation barrier | Eliminates LED aging and CMTI limitations of optocouplers; achieves >100 kV/µs common-mode transient immunity |
| Programmable dead time | Configurable via single external resistor (RDT), enabling precise tuning to match gate drive loop delays and prevent shoot-through |
| Overlap protection | Hardware-enforced logic blocks simultaneous high states on VOA/VOB - critical for reliability in high-voltage half-bridges |
| AEC-Q100 Grade 1 qualification | Validated for automotive use from –40°C to +125°C ambient, including HTOL, TC, and ESD testing per automotive stress requirements |
| Reinforced insulation certification | UL 1577 (5 kVRMS), VDE 60747-17 (basic), and CQC GB4943.1 - enables single-package isolation in safety-critical EV power stages |
Applications
| Onboard Charger (OBC) | Battery Management System (BMS) |
|---|---|
Use Scenario: Isolated gate driving of primary-side SiC MOSFETs in bidirectional AC/DC and DC/DC stages of 11 kW EV onboard chargers. IC Role / Device Role / Timing Role: High-side/low-side isolated driver providing PWM-controlled complementary outputs with programmable dead time to prevent shoot-through during 100–300 kHz switching. Use Value: 45 ns propagation matching and 5 kVRMS isolation enable compact, high-efficiency OBC designs meeting ISO 6469-3 functional safety requirements. | Use Scenario: Driving isolated half-bridge circuits in active cell-balancing modules for 400–800 V battery packs. IC Role / Device Role / Timing Role: Dual-domain gate driver delivering synchronized, overlap-protected switching signals to N-channel MOSFETs in distributed balancing switches. Use Value: AEC-Q100 qualification and –40°C to +125°C operation ensure long-term reliability in thermally constrained BMS enclosures. |
| Solar Inverter | Traction Inverter |
Use Scenario: Controlling high-voltage IGBTs in three-phase string inverters operating at 1000 Vdc bus voltage with transformerless topologies. IC Role / Device Role / Timing Role: Reinforced-isolation gate driver interfacing MCU PWM signals to power stage, with independent UVLO on each supply domain. Use Value: 5 kVRMS isolation rating and CSA/IEC 62368-1 certification eliminate need for external isolation components in Class II installations. | Use Scenario: Gate driving of SiC MOSFETs in dual-motor traction inverters for battery electric vehicles, where space and thermal management are critical. IC Role / Device Role / Timing Role: Automotive-grade isolated driver delivering fast, matched-edge timing to minimize conduction losses and EMI in 10–20 kHz motor drive waveforms. Use Value: 0.5 A peak current and 8 MHz capability support fast turn-on of low-Qg SiC devices while maintaining safe operating area margins. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side/low-side isolated gate drive applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8231AD-ASR | 5 V UVLO threshold vs. 8 V; otherwise identical pinout, isolation, and timing specs | Better suited for 5 V logic-supplied control domains; less margin against 12 V rail droop | Select when system uses 5 V MCU I/O and stable 5 V auxiliary supply - avoids false UVLO trips during transients |
| UCC5390SCD | 4 A peak output, 3.3/5 V logic compatible, no programmable dead time; 3.75 kVRMS isolation | Higher drive strength for larger gate charges; lacks DT tuning and overlap hardware protection | Choose when driving >20 nC IGBTs or when dead time is managed entirely in MCU firmware |
Compared with SI8231AD-ASR, the SI8231BD-ASR provides higher UVLO headroom for 12 V auxiliary rails, while UCC5390SCD trades programmable dead time and overlap protection for greater peak current - making SI8231BD-ASR optimal for shoot-through-sensitive, medium-power automotive half-bridges.
Availability
SI8231BD-ASR is available at Aetrix Electronics and suitable for automotive onboard chargers, solar inverters, and industrial motor control systems requiring stable component supply, AEC-Q100 qualification, and reinforced isolation compliance.
Supply support for SI8231BD-ASR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for automotive, industrial, and wireless markets.
The Si823x family was engineered specifically for high-reliability isolated gate driving in electrified power systems - combining RF isolation, programmable timing, and automotive qualification to replace aging optocoupler-based solutions in EV and renewable energy applications.
FAQ
What is the isolation voltage rating of the SI8231BD-ASR and which safety standards does it meet?
The SI8231BD-ASR provides 5 kVRMS input-to-output isolation per UL 1577, with certifications including CSA 62368-1 (reinforced insulation), VDE 60747-17 (basic insulation), and CQC GB4943.1. These ratings validate its use in safety-critical automotive and industrial power systems where reinforced insulation is mandated - such as onboard chargers and solar inverters - without requiring additional isolation barriers. SI8231BD-ASR meets all required test durations and leakage current limits for these standards.
Does the SI8231BD-ASR support programmable dead time, and how is it configured?
Yes, the SI8231BD-ASR supports programmable dead time via an external resistor (RDT) connected from the DT pin to ground. Using Equation 1 (DT ≈ 10 × RDT, where DT is in ns and RDT in kΩ), dead time can be tuned from ~400 ps to over 1 µs. A 0.1 µF ceramic capacitor placed near the DT pin improves noise immunity. This feature is exclusive to high-side/low-side variants like SI8231BD-ASR and enables precise shoot-through prevention in half-bridge designs.
What is the function of the DISABLE pin on the SI8231BD-ASR, and how does it interact with UVLO?
The DISABLE pin on the SI8231BD-ASR is an active-high control that forces both VOA and VOB outputs low within tSD (shutdown time), overriding PWM input states. It remains effective only when VDDI is above its UVLO threshold (8 V); if VDDI falls below UVLO, outputs default low regardless of DISABLE state. This behavior ensures fail-safe operation during power faults - a critical requirement in automotive applications where SI8231BD-ASR is deployed.
How does the SI8231BD-ASR differ from dual-driver variants like SI8232BD-ASR in functionality?
The SI8231BD-ASR is a high-side/low-side driver with single PWM input and hardware-enforced overlap protection, whereas SI8232BD-ASR is a dual independent driver with separate VIA/VIB inputs and no overlap logic. SI8231BD-ASR's complementary output behavior and programmable dead time make it ideal for half-bridge control, while SI8232BD-ASR suits isolated dual-switch topologies like full-bridge or phase-shifted converters. Pin compatibility does not imply functional interchangeability.
Is the SI8231BD-ASR qualified for automotive applications, and what documentation is available?
Yes, SI8231BD-ASR is AEC-Q100 Grade 1 qualified (–40°C to +125°C) and manufactured using automotive-specific process flows. It supports AIAG-compliant PPAP documentation, IMDS/CAMDS material declarations, and full traceability. Skyworks provides automotive-grade test reports, failure mode analysis, and reliability data - all accessible through authorized distribution channels for SI8231BD-ASR procurement in vehicle programs.
SI8231BD-ASR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 20kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 45ns, 45ns
- Pulse Width Distortion (Max):
- 5.6ns
- Rise / Fall Time (Typ):
- 20ns, 20ns (Max)
- Current - Output High, Low:
- 250mA, 500mA
- Current - Peak Output:
- 500mA
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 6.5V ~ 24V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
- Approval Agency:
- CQC, CSA, UL, VDE
SI8231BD-ASR FAQ
1.How can I place an order for SI8231BD-ASR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8231BD-ASR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8231BD-ASR reliable?
The price and inventory of SI8231BD-ASR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8231BD-ASR is usually 5 days.
3.What payment methods are accepted for SI8231BD-ASR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8231BD-ASR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8231BD-ASR?
SI8231BD-ASR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8231BD-ASR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8231BD-ASR?
For technical support, including SI8231BD-ASR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8231BD-ASR requirements.
6.How does Aetrix verify that SI8231BD-ASR is sourced from the original manufacturer or authorized distributors?
All SI8231BD-ASR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8231BD-ASR meets industry standards.
7.What is the process for return or replacement of SI8231BD-ASR?
All SI8231BD-ASR units undergo pre-shipment inspection (PSI). If there is an issue with SI8231BD-ASR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8231BD-ASR part is unused and in its original packaging.
Return procedure for SI8231BD-ASR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8231BD-ASR Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
