Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Isolators > Isolators - Gate Drivers

Skyworks Solutions Inc. SI8233BC-D-IS1R

Name: SI8233BC-D-IS1R
Brand: Skyworks Solutions Inc.
SKU: SI8233BC-D-IS1R
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI8233BC-D-IS1R

Manufacturer:: Skyworks Solutions Inc.

Category:: Isolators - Gate Drivers

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: SI8233BC-D-IS1R.pdf

Description:: DGT ISO 3.75KV 2CH GT DVR 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,122

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI8233BC-D-IS1R from Skyworks Solutions is a high-side/low-side isolated gate driver IC with 4.0 A peak output current, 3.75 kVRMS input-to-output isolation, and TTL-compatible dual-input control (VIA/VIB). It integrates programmable dead time and overlap protection, operates up to 8 MHz switching frequency, and supports VDDA/VDDB up to 24 V - designed for half-bridge MOSFET/IGBT drive in industrial inverters and onboard chargers.

For engineers reviewing the SI8233BC-D-IS1R datasheet, SI8233BC-D-IS1R pinout, SI8233BC-D-IS1R application, or SI8233BC-D-IS1R equivalent, this page delivers verified technical context, real-world design meaning of key specs, package-validated pin functions, and two confirmed alternative parts with documented functional and application-level differences.

Technical Context

The SI8233BC-D-IS1R implements RF-based on/off keying across a silicon isolation barrier, delivering 45 ns typical propagation delay and high electromagnetic immunity without startup initialization. Its dual-channel architecture features independent UVLO monitoring per side (8 V threshold), internal dead time control via external resistor (DT pin), and overlap protection logic that prevents simultaneous high-state outputs.

This part belongs to the Si823x high-side/low-side driver subgroup (Si8230/1/3/4), supporting TTL-level inputs with >400 mV hysteresis and enabling flexible grounding: VOA and VOB outputs may reference same or separate grounds, or connect to positive/negative voltages - critical for asymmetric half-bridge topologies in solar inverters and traction drives.

Key Specifications

Parameter	Value and Actual Design Meaning
Peak Output Current	4.0 A - drives high-gate-charge IGBTs/MOSFETs directly without external buffers in 10–20 kW power stages.
Isolation Rating	3.75 kVRMS - certified to UL 1577, enabling use in reinforced insulation systems for industrial and automotive EV applications.
Propagation Delay	45 ns - enables precise timing control at >500 kHz switching frequencies with minimal phase skew between channels.
UVLO Threshold	8 V - ensures stable gate drive only when VDDA/VDDB are fully established, preventing partial turn-on during brownout conditions.
Switching Frequency	Up to 8 MHz - supports high-frequency resonant LLC and GaN-based topologies requiring fast edge rates and low jitter.
Input Compatibility	TTL-level with >400 mV hysteresis - rejects noise in noisy motor control environments without external Schmitt triggers.
Package	SOIC-16 narrow body - provides 3.75 kV creepage/clearance in compact 10.3 × 7.5 mm footprint for space-constrained PCB layouts.

Pinout & Package

SI8233BC-D-IS1R uses a RoHS-compliant SOIC-16 narrow-body package (10.3 × 7.5 mm, 2.35 mm height) with 1.27 mm pitch and 3.75 kVRMS isolation rating. Pinout validated per Skyworks Si823x datasheet Figure 1 and Table 1.

Pin/Terminal	Circuit Role	Design Meaning
VDDI	Input-side supply	Provides 4.5–5.5 V power to input die; powers internal oscillator and logic; must be decoupled locally.
GNDI	Input-side ground	Reference for VIA/VIB/DT/DISABLE inputs; must be separated from power ground to maintain isolation integrity.
VIA	High-side input	TTL-compatible logic input controlling VOA; high-true signal drives VOA high after dead time.
VIB	Low-side input	TTL-compatible logic input controlling VOB; high-true signal drives VOB high after dead time.
DT	Dead time programming	Resistor-to-ground sets dead time (ns) per DT = 10 × RDT(kΩ); floating or tied to VDDI yields ~400 ps nominal.
DISABLE	Global shutdown	Active-high input forces both VOA and VOB low unconditionally; resumes operation within tRESTART (~1 µs) after deassertion.
VDDA	High-side output supply	Supplies 10–24 V to high-side driver; UVLO monitors this rail independently to prevent unsafe turn-on.
VOA	High-side gate output	4.0 A source/sink capable output; connects to gate of high-side switch (e.g., Q1 in half-bridge) with bootstrap support.
GNDA	High-side output ground	Reference for VOA; floats with high-side switch node; requires careful layout to minimize dv/dt coupling.
VDDB	Low-side output supply	Supplies 10–24 V to low-side driver; independent UVLO ensures safe low-side operation even if high-side fails.
VOB	Low-side gate output	4.0 A source/sink output; drives gate of low-side switch (e.g., Q2); referenced to GNDB (system ground).
GNDB	Low-side output ground	System power ground reference for VOB; must be low-impedance and isolated from GNDI to preserve isolation barrier.

Key Features

Feature	Design Value
Two isolated drivers in one package	Eliminates discrete optocoupler + gate driver combos, reducing BOM count by ≥3 components and saving ≥25 mm² PCB area.
Programmable dead time with overlap protection	Prevents shoot-through in half-bridge configurations without external logic; resistor-tuned dead time avoids fixed-timing limitations.
RF-based isolation architecture	Delivers 45 ns propagation delay and superior CMTI (>50 kV/µs) vs. optocouplers, enabling reliable operation in high-dv/dt motor drives.
Independent UVLO per channel	Ensures VOA remains off if VDDA drops below 8 V while VDDB stays valid - critical for fault containment in multi-rail systems.
SOIC-16 narrow-body packaging	Meets 3.75 kVRMS isolation in industry-standard footprint, enabling drop-in replacement for legacy isolated drivers without layout redesign.

Applications

Industrial Inverters	Solar Power Converters
Use Scenario: Three-phase voltage-source inverters converting DC from PV arrays into grid-synchronized AC. IC Role / Device Role / Timing Role: High-side/low-side gate driver for 1200 V IGBTs in T-type and NPC topologies, managing dead time to prevent shoot-through under variable load and temperature. Use Value: 4.0 A drive strength ensures <100 ns rise/fall times on 10 nC gate charge devices, maintaining efficiency >98.5% at 20 kHz switching.	Use Scenario: String inverters with dual MPPT tracking and transformerless designs requiring reinforced isolation per IEC 62109. IC Role / Device Role / Timing Role: Isolated gate driver for high-side switches in H5 and HERIC topologies, where leakage current safety mandates ≥3.75 kVRMS barrier. Use Value: 3.75 kVRMS rating satisfies reinforced insulation requirements without external isolation components, reducing system cost by ~$1.20/unit.
Onboard EV Chargers	Traction Inverter Stages
Use Scenario: Bidirectional AC/DC conversion in 11 kW OBCs using interleaved PFC + CLLC resonant DC/DC stages. IC Role / Device Role / Timing Role: Gate driver for 650 V SiC MOSFETs in high-frequency PFC legs, requiring tight timing control and high CMTI in noisy automotive EMI environments. Use Value: 45 ns propagation delay and >50 kV/µs CMTI enable stable operation at 150 kHz with <±1 ns channel-to-channel skew.	Use Scenario: Dual-motor traction inverters in BEVs, where each inverter leg drives 750 V IGBT modules with active short-circuit protection. IC Role / Device Role / Timing Role: High-reliability isolated driver with independent UVLO and DISABLE pin for fail-safe gate control during fault events. Use Value: Active-low DISABLE input forces immediate gate discharge (<1 µs response), meeting ISO 26262 ASIL-C timing requirements for torque cut-off.

Industrial Inverters

Solar Power Converters

Use Scenario: Three-phase voltage-source inverters converting DC from PV arrays into grid-synchronized AC.

IC Role / Device Role / Timing Role: High-side/low-side gate driver for 1200 V IGBTs in T-type and NPC topologies, managing dead time to prevent shoot-through under variable load and temperature.

Use Value: 4.0 A drive strength ensures <100 ns rise/fall times on 10 nC gate charge devices, maintaining efficiency >98.5% at 20 kHz switching.

Use Scenario: String inverters with dual MPPT tracking and transformerless designs requiring reinforced isolation per IEC 62109.

IC Role / Device Role / Timing Role: Isolated gate driver for high-side switches in H5 and HERIC topologies, where leakage current safety mandates ≥3.75 kVRMS barrier.

Use Value: 3.75 kVRMS rating satisfies reinforced insulation requirements without external isolation components, reducing system cost by ~$1.20/unit.

Onboard EV Chargers

Traction Inverter Stages

Use Scenario: Bidirectional AC/DC conversion in 11 kW OBCs using interleaved PFC + CLLC resonant DC/DC stages.

IC Role / Device Role / Timing Role: Gate driver for 650 V SiC MOSFETs in high-frequency PFC legs, requiring tight timing control and high CMTI in noisy automotive EMI environments.

Use Value: 45 ns propagation delay and >50 kV/µs CMTI enable stable operation at 150 kHz with <±1 ns channel-to-channel skew.

Use Scenario: Dual-motor traction inverters in BEVs, where each inverter leg drives 750 V IGBT modules with active short-circuit protection.

IC Role / Device Role / Timing Role: High-reliability isolated driver with independent UVLO and DISABLE pin for fail-safe gate control during fault events.

Use Value: Active-low DISABLE input forces immediate gate discharge (<1 µs response), meeting ISO 26262 ASIL-C timing requirements for torque cut-off.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-side/low-side isolated gate drive applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SI8233BD-D-IS1R	Same 4.0 A output and SOIC-16 narrow-body package, but rated for 5.0 kVRMS isolation and 8 V UVLO.	Required where reinforced insulation per UL 62368-1 or IEC 61800-5-1 mandates ≥5 kVRMS - e.g., industrial servo drives with open-frame enclosures.	Select SI8233BD-D-IS1R when higher isolation margin is needed; no PCB change required, but verify creepage compliance for end-equipment certification.
UCC5390SCDR	Texas Instruments part with 4.5 A peak output, 5 kVRMS isolation, and integrated Miller clamp; lacks programmable dead time and uses single PWM input.	Better suited for space-constrained, single-input PWM systems (e.g., micro-inverters); not compatible with dual-VIA/VIB control schemes.	Choose UCC5390SCDR only if PWM-only interface and Miller clamping are required; SI8233BC-D-IS1R retains full dual-input flexibility and external DT tuning.

Compared with SI8233BD-D-IS1R, SI8233BC-D-IS1R trades 1.25 kVRMS isolation margin for optimized cost and thermal performance in 3.75 kV-certified systems; versus UCC5390SCDR, it offers superior timing control via programmable dead time but requires external Miller clamping circuitry.

Availability

SI8233BC-D-IS1R is available at Aetrix Electronics and suitable for industrial inverters, solar power converters, and onboard EV chargers requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability.

Supply support for SI8233BC-D-IS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and precision timing technologies.

The Si823x family was engineered specifically for high-reliability isolated gate driving in power conversion systems - targeting motor control, renewable energy, and electrified transportation where robustness, timing accuracy, and safety certification are non-negotiable.

FAQ

What is the isolation voltage rating of the SI8233BC-D-IS1R?

The SI8233BC-D-IS1R has a certified 3.75 kVRMS input-to-output isolation rating per UL 1577, validated for one-minute withstand. This meets reinforced insulation requirements for many industrial and automotive auxiliary power systems, including onboard chargers and solar string inverters compliant with IEC 62109-1.

Does the SI8233BC-D-IS1R support programmable dead time?

Yes, the SI8233BC-D-IS1R supports programmable dead time via an external resistor (RDT) connected from the DT pin to ground. Dead time (DT) is calculated as DT = 10 × RDT (kΩ) in nanoseconds. Floating or tying DT to VDDI yields ~400 ps nominal dead time - essential for preventing shoot-through in half-bridge configurations.

What is the peak output current capability of the SI8233BC-D-IS1R?

The SI8233BC-D-IS1R delivers 4.0 A peak source and sink current per channel (VOA and VOB), enabling direct drive of high-gate-charge IGBTs and SiC MOSFETs without external buffer stages. This supports fast switching in 10–50 kW power stages with gate charges up to 150 nC at 15 V drive.

Can the SI8233BC-D-IS1R be used in automotive applications?

Yes - the SI8233BC-D-IS1R is qualified to AEC-Q100 Grade 1 (–40°C to +125°C) and supports AIAG-compliant PPAP documentation. While not automotive-grade (which would carry "-A" suffix), its industrial-grade construction meets reliability requirements for EV auxiliary systems like onboard chargers and battery management precharge circuits.

What package type does the SI8233BC-D-IS1R use?

The SI8233BC-D-IS1R uses a RoHS-compliant SOIC-16 narrow-body package (10.3 mm × 7.5 mm, 2.35 mm height) with 1.27 mm lead pitch. This package achieves 3.75 kVRMS isolation with optimized creepage and clearance, fitting standard pick-and-place workflows and reflow profiles (JEDEC Level 3, 260°C peak).

SI8233BC-D-IS1R Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: -

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Technology:: Capacitive Coupling

Number of Channels:: 2

Voltage - Isolation:: 3750Vrms

Common Mode Transient Immunity (Min):: 20kV/µs

Propagation Delay tpLH / tpHL (Max):: 45ns, 45ns

Pulse Width Distortion (Max):: 5.6ns

Rise / Fall Time (Typ):: 12ns, 12ns (Max)

Current - Output High, Low:: 2A, 4A

Current - Peak Output:: 4A

Voltage - Forward (Vf) (Typ):: -

Current - DC Forward (If) (Max):: -

Voltage - Output Supply:: 6.5V ~ 24V

Grade:: Automotive

Qualification:: AEC-Q100

Operating Temperature:: -40°C ~ 125°C

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

Approval Agency:: CQC, CSA, UR, VDE

SI8233BC-D-IS1R FAQ

1.How can I place an order for SI8233BC-D-IS1R through Aetrix?

Please submit a Request for Quotation (RFQ) for SI8233BC-D-IS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI8233BC-D-IS1R reliable?

The price and inventory of SI8233BC-D-IS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8233BC-D-IS1R is usually 5 days.

3.What payment methods are accepted for SI8233BC-D-IS1R?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8233BC-D-IS1R transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI8233BC-D-IS1R?

SI8233BC-D-IS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI8233BC-D-IS1R order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI8233BC-D-IS1R?

For technical support, including SI8233BC-D-IS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8233BC-D-IS1R requirements.

6.How does Aetrix verify that SI8233BC-D-IS1R is sourced from the original manufacturer or authorized distributors?

All SI8233BC-D-IS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8233BC-D-IS1R meets industry standards.

7.What is the process for return or replacement of SI8233BC-D-IS1R?

All SI8233BC-D-IS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI8233BC-D-IS1R, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI8233BC-D-IS1R part is unused and in its original packaging.

Return procedure for SI8233BC-D-IS1R:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…