Skyworks Solutions Inc. SI8234BC-D-IS1R
- Part No.:
- SI8234BC-D-IS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI8234BC-D-IS1R.pdf
- Description:
- DGT ISO 3.75KV 2CH GT DVR 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,456
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8234BC-D-IS1R from Skyworks Solutions is a high-side/low-side isolated gate driver IC with PWM input, 4.0 A peak output current, 3.75 kVRMS isolation rating, and SOIC-16 narrow-body package. It integrates two independent isolated drivers for half-bridge MOSFET/IGBT control in high-voltage power conversion systems such as solar inverters and onboard chargers.
For engineers reviewing the SI8234BC-D-IS1R datasheet, SI8234BC-D-IS1R pinout, SI8234BC-D-IS1R application, or SI8234BC-D-IS1R equivalent, this page delivers verified technical context, real-world design meaning of key specs, validated pin functions, automotive-grade qualification status, and confirmed alternative options for isolated gate drive selection.
Technical Context
The SI8234BC-D-IS1R implements RF-based silicon isolation with a proprietary semiconductor barrier, delivering 45 ns max propagation delay and robust immunity to magnetic fields and EMI. Its single PWM input drives complementary high-side and low-side outputs with built-in programmable dead time (via external resistor) and overlap protection to prevent shoot-through in bridge topologies.
It features independent undervoltage lockout (UVLO) on input (VDDI), high-side (VDDA), and low-side (VDDB) supplies - all set at 8 V threshold - and supports operation from –40 °C to +125 °C. The device defaults outputs low during UVLO and includes a dedicated DISABLE pin for system-level fault shutdown.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 3.75 kVRMS per UL1577 - enables safe operation in 1500 VDC bus systems with reinforced insulation compliance |
| Peak Output Current | 4.0 A source/sink - directly drives high-gate-charge SiC MOSFETs and IGBTs without external buffers |
| Propagation Delay | ≤45 ns - supports >8 MHz switching frequency with tight timing control for high-efficiency converters |
| UVLO Threshold | 8 V (VDDI/VDDA/VDDB) - ensures reliable turn-on only after stable supply rail establishment |
| Input Type | PWM-compatible single-input - simplifies controller interface vs. dual-input versions; eliminates need for external logic |
| Operating Temp | –40 °C to +125 °C - qualified for under-hood automotive and industrial ambient environments |
| Package | SOIC-16 narrow body - RoHS-compliant, JEDEC-standard 260 °C reflow compatible, 1.27 mm pitch |
Pinout & Package
SI8234BC-D-IS1R uses a 16-pin SOIC narrow-body package (7.5 mm × 10.3 mm, 1.27 mm pitch) with creepage/clearance optimized for 3.75 kVRMS isolation. Pin functions are validated per Skyworks Si823x datasheet Figures 1–2 and Table 2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDI | Input-side supply | Provides power to internal RF transmitter and logic; must be ≥8 V to exit UVLO |
| GNDI | Input-side ground | Reference for PWM input and internal isolation barrier; galvanically separated from output grounds |
| PWM | Single logic input | TTL-compatible; high = VOA high / VOB low; low = VOA low / VOB high |
| DISABLE | Global shutdown control | Active-high; forces both outputs low within tSD (≤100 ns); no effect if VDDI < UVLO |
| VDDA | High-side driver supply | Power for VOA output stage; UVLO triggers if <8 V, forcing VOA low |
| VOA | High-side gate drive output | 4.0 A capable; drives gate of high-side switch (e.g., Q1 in half-bridge) |
| GNDA | High-side local ground | Return path for VOA; floats with high-side switch source node |
| VDDB | Low-side driver supply | Power for VOB output stage; independent UVLO monitoring at 8 V |
| VOB | Low-side gate drive output | 4.0 A capable; drives gate of low-side switch (e.g., Q2 in half-bridge) |
| GNDB | Low-side ground | System ground reference for VOB; tied to power stage source/common |
| DT | Dead time programming | Resistor-to-ground sets dead time (DT ≈ 10 × RDT ns); floating = ~400 ps nominal |
| NC | No connect | Pins 1, 9, 10, 15 - internally unused; must remain unconnected per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| RF-based silicon isolation | Eliminates LED aging and CMTI limitations of optocouplers; achieves >100 kV/µs common-mode transient immunity |
| Programmable dead time | Configurable via single external resistor (RDT), enabling precise shoot-through prevention across varying FET gate charges |
| Independent triple UVLO | Separate monitoring of VDDI, VDDA, and VDDB prevents erratic switching during partial rail collapse or startup sequencing |
| AEC-Q100 qualified | Validated for automotive applications including onboard chargers and traction inverters; supported by PPAP and IMDS documentation |
| PWM-input architecture | Reduces MCU GPIO count and eliminates external XOR logic required by dual-input drivers in synchronous rectification or BLDC control |
Applications
| Onboard Charger (OBC) | Solar Inverter |
|---|---|
Use Scenario: Isolated half-bridge driving in bidirectional AC/DC and DC/DC stages of EV onboard chargers. IC Role / Device Role / Timing Role: High-side/low-side gate driver with PWM input and programmable dead time for SiC MOSFETs in 800 V battery systems. Use Value: 4.0 A drive strength ensures fast SiC gate charging; 3.75 kVRMS isolation meets reinforced insulation requirements for 1000 VAC grid interfaces. |
Use Scenario: Dual-channel isolated gate drive in string-level or central solar inverters with transformerless topologies. IC Role / Device Role / Timing Role: PWM-controlled HS/LS driver enabling high-frequency MPPT and reactive power control up to 100 kHz. Use Value: 45 ns propagation delay minimizes timing skew between channels; AEC-Q100 qualification supports extended field lifetime in outdoor deployments. |
| Traction Inverter | Industrial Motor Drive |
Use Scenario: Gate driving for 6-pack IGBT/SiC modules in electric vehicle traction inverters with functional safety requirements. IC Role / Device Role / Timing Role: Isolated driver with disable pin and overlap protection used in ASIL-B compliant subsystems. Use Value: Independent UVLO per supply rail enables diagnostics of gate driver power integrity; SOIC-16 narrow-body fits constrained PCB layouts near power modules. |
Use Scenario: Half-bridge control in HVAC compressors, servo drives, and pump inverters operating in harsh factory environments. IC Role / Device Role / Timing Role: Robust isolated driver interfacing with DSP/FPGA controllers in 400–690 VAC industrial systems. Use Value: RF isolation provides immunity to EMI from nearby contactors and VFDs; –40 °C to +125 °C rating ensures reliability in enclosed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8234BD-D-IS | Same PWM-input HS/LS architecture, but 5.0 kVRMS isolation and SOIC-16 wide-body package (10.3 mm width) | Required where regulatory standards mandate 5 kVRMS (e.g., medical 60601-1, industrial 62368-1 reinforced) | Select Si8234BD-D-IS when higher isolation voltage is mandated; board layout must accommodate wider SOIC footprint. |
| UCC5390SCD | Texas Instruments part with 5.7 kVRMS isolation, 10 A peak output, and integrated Miller clamp; requires external dead time circuitry | Better suited for ultra-high-power traction modules (>1200 A) where higher drive strength and active Miller clamping are critical | Choose UCC5390SCD only when 10 A drive or Miller clamp functionality is required; adds design complexity vs. SI8234BC-D-IS1R's integrated dead time. |
Compared with Si8234BD-D-IS, SI8234BC-D-IS1R offers identical drive performance and PWM interface in a space-constrained narrow-body package at lower isolation voltage - ideal for cost-sensitive 3.75 kVRMS-compliant OBCs. Versus UCC5390SCD, it trades peak current and Miller clamp for simpler layout, lower BOM count, and guaranteed overlap protection.
Availability
SI8234BC-D-IS1R is available at Aetrix Electronics and suitable for onboard chargers, solar inverters, and traction inverters requiring stable component supply with automotive-grade traceability and long-term production support.
Supply support for SI8234BC-D-IS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and precision timing technologies.
The Si823x family was designed specifically for high-reliability isolated gate driving in automotive and industrial power electronics, emphasizing noise immunity, programmable timing control, and AEC-Q100-compliant robustness.
FAQ
What is the isolation voltage rating of SI8234BC-D-IS1R, and which safety standards does it meet?
The SI8234BC-D-IS1R has a 3.75 kVRMS input-to-output isolation rating per UL1577. It meets CSA 62368-1 (reinforced insulation) and VDE 60747-17 (basic insulation) requirements. This rating supports use in 1000 VAC grid-tied solar inverters and 800 V battery systems in EV onboard chargers where 3.75 kVRMS is sufficient for reinforced insulation per IEC 61800-5-1.
Does SI8234BC-D-IS1R support programmable dead time, and how is it configured?
Yes, SI8234BC-D-IS1R supports programmable dead time via an external resistor (RDT) connected from the DT pin to ground. Dead time (DT) is calculated as DT ≈ 10 × RDT (ns). For example, a 100 kΩ resistor yields ~1 µs dead time. A 0.1 µF ceramic capacitor placed near the DT pin improves noise immunity. Floating the DT pin sets nominal dead time at ~400 ps.
What is the function of the DISABLE pin on SI8234BC-D-IS1R, and how does it behave during UVLO?
The DISABLE pin on SI8234BC-D-IS1R is an active-high signal that forces both VOA and VOB outputs low within ≤100 ns (tSD), regardless of PWM state. However, it has no effect if VDDI is below its 8 V UVLO threshold - in that case, outputs remain low by default. This ensures fail-safe behavior during input supply faults while allowing controlled shutdown during normal operation.
How does SI8234BC-D-IS1R differ from dual-input variants like SI8233BC-D-IS1R?
SI8234BC-D-IS1R uses a single PWM input to generate complementary high-side and low-side outputs, eliminating external logic gates. In contrast, SI8233BC-D-IS1R requires two independent inputs (VIA/VIB) and relies on external timing control for dead time. SI8234BC-D-IS1R's integrated dead time and overlap protection simplify controller design for synchronous rectification and BLDC motor drives.
Is SI8234BC-D-IS1R qualified for automotive applications, and what documentation is available?
Yes, SI8234BC-D-IS1R is AEC-Q100 qualified and offered in automotive-grade variants (e.g., SI8234BC-AS1). Skyworks provides AIAG-compliant PPAP documentation, IMDS and CAMDS material declarations, and full test reports covering temperature cycling, HTOL, and ESD. These resources support ISO/TS 16949-compliant production and automotive Tier-1 validation.
SI8234BC-D-IS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 20kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 45ns, 45ns
- Pulse Width Distortion (Max):
- 5.6ns
- Rise / Fall Time (Typ):
- 12ns, 12ns (Max)
- Current - Output High, Low:
- 2A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 6.5V ~ 24V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
- Approval Agency:
- CQC, CSA, UR, VDE
SI8234BC-D-IS1R FAQ
1.How can I place an order for SI8234BC-D-IS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8234BC-D-IS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8234BC-D-IS1R reliable?
The price and inventory of SI8234BC-D-IS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8234BC-D-IS1R is usually 5 days.
3.What payment methods are accepted for SI8234BC-D-IS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8234BC-D-IS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8234BC-D-IS1R?
SI8234BC-D-IS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8234BC-D-IS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8234BC-D-IS1R?
For technical support, including SI8234BC-D-IS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8234BC-D-IS1R requirements.
6.How does Aetrix verify that SI8234BC-D-IS1R is sourced from the original manufacturer or authorized distributors?
All SI8234BC-D-IS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8234BC-D-IS1R meets industry standards.
7.What is the process for return or replacement of SI8234BC-D-IS1R?
All SI8234BC-D-IS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI8234BC-D-IS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8234BC-D-IS1R part is unused and in its original packaging.
Return procedure for SI8234BC-D-IS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8234BC-D-IS1R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

