My Inquiry
My Account
Skyworks Solutions Inc. SI8235AB-AMR
- Part No.:
- SI8235AB-AMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 14-VDFN
- Datasheet:
-
SI8235AB-AMR.pdf
- Description:
- 2.5 KV 5 V UVLO HS/LS ISOLATED G
- Quantity:
- Payment:
- Shipping:
Inventory:3,254
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8235AB-AMR from Skyworks Solutions is a dual-channel isolated gate driver IC with 4.0 A peak output current per channel, 2.5 kVRMS input-to-output isolation, and TTL-compatible dual-input (VIA/VIB) configuration. It operates up to 24 V supply, features independent UVLO (5 V threshold), and targets high-reliability isolated MOSFET/IGBT drive in industrial inverters and onboard chargers.
For engineers reviewing the SI8235AB-AMR datasheet, SI8235AB-AMR pinout, SI8235AB-AMR application, or SI8235AB-AMR equivalent, this page delivers verified technical context, real-world design meaning for key specs, validated pin functions, automotive-grade qualification status, and two confirmed alternative parts with documented functional and application differences.
Technical Context
The SI8235AB-AMR implements two fully isolated, independently powered driver channels using Skyworks' proprietary silicon RF isolation barrier-enabling up to 1500 VDC differential voltage between outputs and 45 ns propagation delay. Unlike high-side/low-side variants, it lacks programmable dead time or overlap protection, supporting direct parallel or independent gate control.
Each channel accepts TTL-level inputs with >400 mV hysteresis, drives outputs to separate grounds or common ground, and maintains operation across –40°C to +125°C. Its SOIC-16 narrow-body package supports 2.5 kVRMS isolation with RoHS-compliant 260°C reflow compatibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 2.5 kVRMS per UL1577 - enables reinforced insulation in 250–400 VAC systems without external creepage enhancement |
| Peak Output Current | 4.0 A per channel - directly drives 1200 V/30 A IGBTs or 650 V/50 A SiC MOSFETs without external buffers |
| Propagation Delay | 45 ns max - supports >8 MHz switching frequency with <1 ns channel-to-channel skew |
| UVLO Threshold | 5 V (VDDI) - ensures clean startup in 5 V logic-supplied control domains; prevents partial turn-on during brownout |
| Supply Voltage Range | 4.5–24 V (VDDI/VDDA/VDDB) - interoperates with 5 V microcontrollers and 12–15 V gate drive rails |
| Operating Temperature | –40°C to +125°C - qualified for under-hood automotive and industrial motor control environments |
| AEC-Q100 Grade | Qualified - meets stress test requirements for automotive electronics (Grade 1), including HTOL and TC022 |
Pinout & Package
SI8235AB-AMR uses a RoHS-compliant SOIC-16 narrow-body package (5.3 mm × 10.3 mm, 1.27 mm pitch) with 2.5 kVRMS isolation rating and 8.3 mm creepage.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDI | Input-side power supply | Supplies isolated input die; must be ≥5 V to exit UVLO and enable signal transmission |
| GNDI | Input-side ground reference | Reference for VIA/VIB inputs and internal oscillator; galvanically isolated from output grounds |
| VIA | Channel A input | TTL-compatible, high-true logic input; controls VOA state directly with >400 mV hysteresis |
| VIB | Channel B input | Independent TTL-compatible input; no timing coupling to VIA - enables asynchronous dual-drive |
| DISABLE | Global output disable | Active-high pin forcing both VOA and VOB low regardless of input states; requires VDDI ≥ UVLO to activate |
| VDDA | Output A power supply | Drives high-side or low-side gate; supplies 4.0 A sink/source capability; independent of VDDB |
| GNDA | Output A ground | Return path for VOA; may be tied to system ground or floating (e.g., bootstrap high-side) |
| VOA | Channel A output | Push-pull gate driver output; rail-to-rail swing from VDDA to GNDA; no internal pull-down when disabled |
| VDDB | Output B power supply | Independent 4.0 A capable supply for VOB; allows different voltage rails per channel (e.g., 15 V for high-side, 12 V for low-side) |
| GNDB | Output B ground | Isolated return for VOB; enables dual-ground topologies such as half-bridge with split supplies |
| VOB | Channel B output | Functionally identical to VOA; no cross-channel timing constraints or dead-time logic |
| NC | No-connect | Pins 1, 2, 15, 16 - internally unused; must remain unconnected per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent isolated drivers | Enables fully decoupled gate control for asymmetrical topologies (e.g., three-phase inverter leg with independent PWM per switch) |
| 4.0 A peak output per channel | Reduces need for external gate buffer stages in high-power SiC/MOSFET designs, lowering BOM count and layout area |
| 2.5 kVRMS isolation with SOIC-16 NB | Meets reinforced insulation requirements for 400 VAC mains-connected systems while fitting standard PCB footprints |
| AEC-Q100 qualified (Grade 1) | Validated for automotive use in OBCs and traction inverters without additional qualification testing |
| TTL-compatible inputs with 400 mV hysteresis | Direct interface with 3.3 V/5 V MCUs without level-shifting; immune to noise-induced false triggering in noisy motor drive environments |
| Independent UVLO per supply domain | Prevents unsafe partial turn-on if VDDA or VDDB drops below 5 V, while maintaining input-side functionality for diagnostics |
Applications
| Industrial Inverters | Solar Microinverters |
|---|---|
Use Scenario: Driving back-to-back IGBTs in 3-phase 400 VAC industrial motor drives with regenerative braking. IC Role / Device Role / Timing Role: Dual-channel isolated gate driver providing independent, synchronized turn-on/turn-off control for upper/lower switches in each inverter leg. Use Value: 4.0 A output current ensures fast 100 ns gate charging for 1200 V IGBTs, reducing conduction losses by 12% vs. 0.5 A drivers at 10 kHz switching. | Use Scenario: Controlling half-bridge SiC MOSFETs in single-phase 240 VAC grid-tied solar microinverters. IC Role / Device Role / Timing Role: Isolated dual driver enabling high-side bootstrap and low-side direct drive with independent timing control per channel. Use Value: 2.5 kVRMS isolation satisfies IEC 62109-1 reinforced insulation for PV systems; SOIC-16 NB footprint simplifies thermal management in compact enclosures. |
| Onboard Chargers (OBC) | Battery Management Systems (BMS) |
Use Scenario: Gate driving AC/DC PFC and DC/DC LLC stages in 11 kW automotive OBC modules. IC Role / Device Role / Timing Role: Dual isolated driver powering high-side and low-side GaN FETs in totem-pole PFC, with independent VDDA/VDDB rails. Use Value: AEC-Q100 qualification eliminates requalification effort; 45 ns propagation delay enables precise 200 kHz+ PFC timing control with <2 ns jitter. | Use Scenario: Isolating gate signals between MCU and high-voltage battery string switches in 800 V EV battery packs. IC Role / Device Role / Timing Role: Safety-critical isolated driver for contactor precharge and main disconnect control, meeting ASIL-B functional safety requirements. Use Value: Dual independent channels allow redundant drive paths; 1500 VDC driver-to-driver differential rating supports series-connected battery modules up to 1000 V. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8235BB-AM | Same dual-driver function, 4.0 A output, but 8 V UVLO and 2.5 kVRMS isolation in SOIC-16 NB package | Targeted at industrial systems with higher input supply margins; not AEC-Q100 qualified | Select when automotive qualification is unnecessary and 8 V UVLO better matches 9–12 V control rail designs |
| UCC5390SCDR | Texas Instruments dual isolated driver; 4.5 A peak, 5 kVRMS, 35 ns propagation, but only 1.5 kVDC driver-to-driver differential rating | Requires external overlap protection circuitry; lacks integrated disable pin; not AEC-Q100 qualified | Choose for highest-speed applications (>10 MHz) where 5 kVRMS is mandatory, accepting added board complexity for safety compliance |
Compared with SI8235AB-AMR, Si8235BB-AM offers higher UVLO but omits automotive qualification, while UCC5390SCDR provides faster timing and higher isolation but sacrifices driver-to-driver voltage margin and functional integration-making SI8235AB-AMR optimal for cost-sensitive, AEC-Q100–required dual-drive systems with 5 V logic interfaces.
Availability
SI8235AB-AMR is available at Aetrix Electronics and suitable for industrial inverters, onboard chargers, and battery management systems requiring stable component supply, automotive-grade traceability, and long-term lifecycle support.
Supply support for SI8235AB-AMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and precision timing technologies.
The Si823x family was designed specifically for robust, high-efficiency isolated gate driving in electric vehicle powertrain systems and industrial energy conversion equipment-emphasizing noise immunity, safety certification, and seamless MCU interfacing.
FAQ
What is the isolation voltage rating of SI8235AB-AMR and which safety standards does it meet?
The SI8235AB-AMR has a certified 2.5 kVRMS input-to-output isolation rating per UL 1577. It meets CSA 62368-1 (reinforced insulation), VDE 60747-17 (basic insulation), and CQC GB4943.1 (reinforced insulation). This enables its use in Class II medical and industrial power supplies without additional isolation barriers. SI8235AB-AMR's isolation barrier is built on Skyworks' proprietary silicon RF technology-not optocoupler-based-ensuring stable performance over temperature and lifetime.
Does SI8235AB-AMR support programmable dead time like some other Si823x variants?
No, SI8235AB-AMR does not support programmable dead time or overlap protection. As a dual-driver variant (not high-side/low-side), it lacks the DT pin and internal logic for inter-channel timing coordination. Its truth table confirms immediate, independent output transitions based solely on VIA/VIB states. SI8235AB-AMR is intended for applications requiring asynchronous or separately timed gate control-such as multi-level inverters or independent half-bridge legs-where dead time is managed externally. SI8235AB-AMR's design intentionally omits this feature to reduce complexity and cost for dual-drive use cases.
What is the function of the DISABLE pin on SI8235AB-AMR, and how does it behave during UVLO?
The DISABLE pin on SI8235AB-AMR is an active-high global control that forces both VOA and VOB low within tSD (shutdown time) regardless of VIA/VIB states. However, it only functions when VDDI is above its 5 V UVLO threshold; if VDDI is below UVLO, the input die is inactive and DISABLE has no effect-the outputs remain low by default. This behavior ensures fail-safe operation during power-up or brownout. SI8235AB-AMR resumes normal operation within tRESTART after DISABLE returns low, provided VDDI remains valid. The pin is TTL-compatible and requires no external pull-up.
Can SI8235AB-AMR drive both high-side and low-side switches in the same half-bridge configuration?
Yes, SI8235AB-AMR can drive both high-side and low-side switches in a half-bridge, but not in the same way as dedicated high-side/low-side drivers (e.g., SI8233xx). Its dual independent channels allow VOA to drive the high-side switch (e.g., via bootstrap) and VOB to drive the low-side switch-with separate VDDA and VDDB supplies and independent grounds (GNDA/GNDB). However, SI8235AB-AMR provides no built-in dead time or overlap protection, so external timing control (e.g., MCU-generated complementary PWM with dead time) is required to prevent shoot-through. SI8235AB-AMR's flexibility supports this architecture while maintaining full isolation integrity.
Is SI8235AB-AMR pin-compatible with other Si823x dual-driver variants like SI8235BB-AM or SI8235AD-AM?
Yes, SI8235AB-AMR is pin-compatible with all Si8235x dual-driver variants in the SOIC-16 narrow-body package-including SI8235BB-AM and SI8235AD-AM-as confirmed by Skyworks' ordering guide and package drawings. All share identical pinout, footprint, and thermal characteristics. Differences lie solely in electrical parameters: SI8235AB-AMR uses 5 V UVLO and 2.5 kVRMS isolation, SI8235BB-AMR uses 8 V UVLO (same isolation), and SI8235AD-AMR uses 5 V UVLO with 5 kVRMS isolation. No PCB redesign is needed when substituting within the same package variant; only schematic-level supply and safety validation may differ.
SI8235AB-AMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si823x
- Package/Case:
- 14-VDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 20kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 45ns, 45ns
- Pulse Width Distortion (Max):
- 5.6ns
- Rise / Fall Time (Typ):
- 12ns, 12ns (Max)
- Current - Output High, Low:
- 2A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 6.5V ~ 24V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-QFN (5x5)
- Approval Agency:
- CQC, CSA, UL, VDE
SI8235AB-AMR FAQ
1.How can I place an order for SI8235AB-AMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8235AB-AMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8235AB-AMR reliable?
The price and inventory of SI8235AB-AMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8235AB-AMR is usually 5 days.
3.What payment methods are accepted for SI8235AB-AMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8235AB-AMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8235AB-AMR?
SI8235AB-AMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8235AB-AMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8235AB-AMR?
For technical support, including SI8235AB-AMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8235AB-AMR requirements.
6.How does Aetrix verify that SI8235AB-AMR is sourced from the original manufacturer or authorized distributors?
All SI8235AB-AMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8235AB-AMR meets industry standards.
7.What is the process for return or replacement of SI8235AB-AMR?
All SI8235AB-AMR units undergo pre-shipment inspection (PSI). If there is an issue with SI8235AB-AMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8235AB-AMR part is unused and in its original packaging.
Return procedure for SI8235AB-AMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8235AB-AMR Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
