Skyworks Solutions Inc. SI8235AC-AS1R
- Part No.:
- SI8235AC-AS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI8235AC-AS1R.pdf
- Description:
- LINEAR IC
- Quantity:
- Payment:

- Shipping:

Inventory:4,045
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8235AC-AS1R from Skyworks Solutions is a dual-channel isolated gate driver IC with 4.0 A peak output current per channel, 3.75 kVRMS input-to-output isolation, and TTL-compatible dual-input (VIA/VIB) configuration. It operates across –40°C to +125°C, supports up to 8 MHz switching frequency, and delivers fast 45 ns propagation delay - designed for high-reliability isolated MOSFET/IGBT drive in automotive onboard chargers and industrial inverters.
For engineers reviewing the SI8235AC-AS1R datasheet, SI8235AC-AS1R pinout, SI8235AC-AS1R application, or SI8235AC-AS1R equivalent, this page provides verified technical context, package mapping, functional truth table behavior, automotive-grade qualification evidence (AEC-Q100), and real-world design implications of its dual-driver architecture, programmable UVLO (5 V), and absence of dead-time control - critical for half-bridge gate drive integrity and system-level fault tolerance.
Technical Context
The SI8235AC-AS1R implements two fully independent, galvanically isolated driver channels using Skyworks' proprietary silicon RF isolation barrier, enabling operation with separate or common grounds on output sides. Each channel features TTL-compatible inputs with >400 mV hysteresis and independent undervoltage lockout (UVLO) monitoring at 5 V threshold.
Unlike high-side/low-side variants (e.g., SI8233/34), the SI8235AC-AS1R lacks internal overlap protection and programmable dead time - confirmed by truth table behavior showing immediate, uncoupled output transitions on VIA/VIB edges. Its SOIC-16 narrow-body package supports creepage/clearance compliant with 3.75 kVRMS reinforced insulation per UL1577 and IEC 62368-1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 3.75 kVRMS - enables reinforced insulation in 400 VAC mains-connected systems per IEC 62368-1 |
| Peak Output Current | 4.0 A per channel - drives high-Q gate capacitances of 650 V SiC MOSFETs without external buffers |
| Propagation Delay | 45 ns max - supports >8 MHz PWM switching with <1 ns channel-to-channel skew |
| UVLO Threshold | 5 V (VDDI) - ensures reliable startup only after stable 5 V rail is established |
| Operating Temp | –40°C to +125°C - qualified for under-hood automotive environments and industrial motor drives |
| Supply Voltage | 4.5–24 V (VDDI/VDDA/VDDB) - compatible with 5 V logic and 12–15 V gate drive rails |
| AEC-Q100 Grade | Qualified - meets stress test requirements for automotive power electronics (Grade 1) |
Pinout & Package
SI8235AC-AS1R uses a RoHS-compliant SOIC-16 narrow-body package (5.3 mm width, 10.3 mm length) with 1.27 mm pitch and 0.2 mm lead thickness - optimized for high-density PCB layouts while maintaining 3.75 kVRMS isolation clearance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Input A | TTL-compatible logic input controlling VOA; >400 mV hysteresis prevents noise-induced switching |
| VIB | Input B | TTL-compatible logic input controlling VOB; electrically isolated from VIA and all outputs |
| VDDI | Input Supply | 4.5–24 V supply for input-side logic and isolation transmitter; powers UVLO monitor |
| GNDI | Input Ground | Reference for VIA, VIB, VDDI, and DISABLE; galvanically separated from output grounds |
| DISABLE | Global Shutdown | Active-high signal forcing both VOA and VOB low; no effect if VDDI < UVLO |
| VOA | Output A | 4.0 A source/sink gate driver output referenced to GNDA; drives high-side or low-side switch |
| VDDA | Output A Supply | 4.5–24 V supply for VOA driver stage; independent UVLO monitoring at 5 V |
| GNDA | Output A Ground | Return path for VOA; may be tied to system ground or floating (e.g., bootstrap node) |
| VOB | Output B | 4.0 A source/sink gate driver output referenced to GNDB; fully independent of VOA |
| VDDB | Output B Supply | 4.5–24 V supply for VOB driver stage; independent UVLO monitoring at 5 V |
| GNDB | Output B Ground | Return path for VOB; may be isolated from GNDA (e.g., dual-rail half-bridge) |
| NC | No Connect | Pins 1, 10, 15, 16 - internally unused; must remain unconnected per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent isolated drivers | Enables fully decoupled control of two switches - e.g., synchronous rectifier + main FET in LLC resonant converters |
| 4.0 A peak output per channel | Drives 10 nC gate charge at 10 V in <20 ns, eliminating need for external push-pull buffers in 10 kW inverters |
| 3.75 kVRMS reinforced isolation | Meets creepage/clearance requirements for 400 VAC working voltage in EV charging systems per IEC 62368-1 |
| AEC-Q100 qualified | Validated for automotive powertrain applications including OBCs and traction inverters with zero-defect manufacturing flow |
| TTL input with >400 mV hysteresis | Rejects ±300 mV of coupled noise on control lines - critical in high-dV/dt motor drive environments |
| Independent UVLO per side | Prevents partial operation: VOA remains off if VDDA drops below 5 V, even if VDDI and VDDB are valid |
Applications
| Onboard Charger (OBC) | Solar Inverter DC-Link |
|---|---|
Use Scenario: Isolated gate driving of dual active bridge (DAB) primary-side SiC MOSFETs in 11 kW bidirectional OBCs. IC Role / Device Role / Timing Role: Dual-channel isolated driver providing independent, noise-immune control of high-side and low-side switches in each DAB leg. Use Value: 4.0 A drive strength enables <15 ns turn-on of 40 mΩ/650 V SiC FETs; 3.75 kVRMS isolation satisfies reinforced insulation requirements for 400 V battery systems. | Use Scenario: Gate drive for back-to-back IGBTs in solar inverter DC-link chopper circuits managing regenerative braking energy. IC Role / Device Role / Timing Role: Dual isolated driver operating with separate GNDA/GNDB references to support asymmetric rail configurations and fault isolation. Use Value: Independent UVLO per output prevents shoot-through during DC-link voltage sag; SOIC-16 narrow-body footprint fits constrained heatsink-mounted layouts. |
| Industrial Motor Drive | Battery Management System (BMS) |
Use Scenario: Driving high-side/low-side IGBTs in 3-phase inverter stages for HVAC compressors and pumps. IC Role / Device Role / Timing Role: Dual-channel gate driver delivering synchronized but uncoupled switching signals to upper and lower legs of one inverter phase. Use Value: 45 ns propagation delay ensures <1% timing error at 10 kHz PWM; –40°C to +125°C rating supports operation inside sealed motor enclosures. | Use Scenario: Isolated gate drive for precharge/disconnect MOSFETs in high-voltage BMS modules (800 V battery packs). IC Role / Device Role / Timing Role: Dual driver controlling series-connected precharge FET and main contactor FET with independent enable/disable capability. Use Value: 3.75 kVRMS isolation withstands transient overvoltages during pack hot-plug events; DISABLE pin allows coordinated safe shutdown across both FETs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8235BD-AS1R | Same dual-driver function but 8 V UVLO threshold and 5.0 kVRMS isolation rating | Required where system mandates 5.0 kVRMS for medical or industrial safety certification | Select when higher isolation voltage is mandatory and 8 V UVLO aligns with system power-up sequencing |
| UCC5390SCDR | TI dual-channel isolator with integrated Miller clamp, 4 A drive, but only 3.75 kVRMS and no AEC-Q100 qualification | Suitable for industrial-only designs lacking automotive qualification requirements | Choose for cost-sensitive industrial inverters where automotive qualification is unnecessary |
Compared with SI8235BD-AS1R, SI8235AC-AS1R offers lower UVLO (5 V) for tighter control of early-stage power-up but reduced isolation (3.75 vs. 5.0 kVRMS); versus UCC5390SCDR, it provides AEC-Q100 qualification and superior noise immunity via RF modulation, at the expense of missing Miller clamping.
Availability
SI8235AC-AS1R is available at Aetrix Electronics and suitable for automotive onboard chargers, solar inverters, industrial motor drives, and battery management systems requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for SI8235AC-AS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and precision timing technologies.
The Si823x family was engineered specifically for high-reliability isolated gate driving in automotive and industrial power conversion - emphasizing robustness, fast propagation, and certified safety compliance over generic signal isolation.
FAQ
What is the isolation voltage rating of the SI8235AC-AS1R and which safety standards does it meet?
The SI8235AC-AS1R has a 3.75 kVRMS input-to-output isolation rating, validated per UL 1577. It meets reinforced insulation requirements of IEC 62368-1 and IEC 60601-1 (2 MOPP), and is certified by CSA and CQC for use in automotive and industrial equipment. This rating supports safe operation in 400 VAC mains-connected systems and 800 VDC battery architectures.
Does the SI8235AC-AS1R include dead-time control or overlap protection?
No, the SI8235AC-AS1R does not include dead-time control or overlap protection. As a dual-driver variant (not high-side/low-side), it lacks the DT pin and internal logic for forced delay between VOA and VOB transitions. Its truth table confirms immediate, independent output response to VIA and VIB - making external dead-time generation mandatory in half-bridge topologies using SI8235AC-AS1R.
What is the UVLO threshold for the SI8235AC-AS1R and how does it affect system startup?
The SI8235AC-AS1R has a 5 V UVLO threshold on VDDI, VDDA, and VDDB. All outputs remain low until each respective supply exceeds 5 V, preventing erratic gate drive during brown-out conditions. This ensures deterministic startup in automotive systems where 5 V rails stabilize before higher-voltage gate supplies - a key requirement for OBC and traction inverter reliability.
Is the SI8235AC-AS1R pin-compatible with other Si823x family members like SI8235BD-AS1R?
Yes, the SI8235AC-AS1R is pin-compatible with SI8235BD-AS1R and SI8235AB-AS1R - all share identical SOIC-16 narrow-body pinout, terminal functions, and mechanical footprint. Differences are limited to isolation rating (3.75 vs. 5.0 vs. 2.5 kVRMS) and UVLO threshold (5 V vs. 8 V vs. 5 V), allowing drop-in replacement where safety and startup timing requirements align.
How does the SI8235AC-AS1R achieve noise immunity in high-dV/dt environments such as motor drives?
The SI8235AC-AS1R achieves noise immunity through RF-based isolation (not optocoupler or capacitive), delivering >400 mV input hysteresis and 45 ns propagation delay with <1 ns channel skew. Its differential RF modulation rejects common-mode transients up to 100 kV/µs - validated in automotive EMC testing - ensuring reliable gate control in 650 V SiC inverter stages with dV/dt exceeding 50 V/ns.
SI8235AC-AS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si823x
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 20kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 45ns, 45ns
- Pulse Width Distortion (Max):
- 5.6ns
- Rise / Fall Time (Typ):
- 12ns, 12ns (Max)
- Current - Output High, Low:
- 2A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 6.5V ~ 24V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
- Approval Agency:
- CQC, CSA, UL, VDE
SI8235AC-AS1R FAQ
1.How can I place an order for SI8235AC-AS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8235AC-AS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8235AC-AS1R reliable?
The price and inventory of SI8235AC-AS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8235AC-AS1R is usually 5 days.
3.What payment methods are accepted for SI8235AC-AS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8235AC-AS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8235AC-AS1R?
SI8235AC-AS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8235AC-AS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8235AC-AS1R?
For technical support, including SI8235AC-AS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8235AC-AS1R requirements.
6.How does Aetrix verify that SI8235AC-AS1R is sourced from the original manufacturer or authorized distributors?
All SI8235AC-AS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8235AC-AS1R meets industry standards.
7.What is the process for return or replacement of SI8235AC-AS1R?
All SI8235AC-AS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI8235AC-AS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8235AC-AS1R part is unused and in its original packaging.
Return procedure for SI8235AC-AS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8235AC-AS1R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
