My Inquiry
My Account
Skyworks Solutions Inc. SI8235BB-C-IMR
- Part No.:
- SI8235BB-C-IMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 14-VFLGA
- Datasheet:
-
SI8235BB-C-IMR.pdf
- Description:
- DGTL ISO 2.5KV 2CH GT DVR 14LGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,010
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8235BB-C-IMR from Silicon Labs is a dual-channel isolated gate driver IC with 4.0 A peak output current per channel, 5 kVRMS input-to-output isolation (wide-body SOIC-16), 60 ns max propagation delay, and programmable dead time control. It serves as a high-reliability replacement for optocoupler-based gate drive in industrial inverters and motor drives.
For engineers reviewing the SI8235BB-C-IMR datasheet, SI8235BB-C-IMR pinout, SI8235BB-C-IMR application, or SI8235BB-C-IMR equivalent, this page delivers verified electrical specs, safety-certified isolation parameters, thermal derating data, dual-driver logic behavior, and OEM supply-chain support for high-voltage power conversion designs.
Technical Context
The SI8235BB-C-IMR implements RF-based on/off keying across a silicon isolation barrier-enabling robust noise immunity without startup initialization. Its dual independent channels operate with separate VDDA/GNDA and VDDB/GNDB supplies, supporting floating high-side switching and differential ground configurations.
It features TTL-compatible inputs with 400 mV hysteresis, undervoltage lockout on both input (4.0 V typ) and output sides (5/8/10/12.5 V selectable thresholds), and overlap protection triggered by simultaneous high inputs-critical for preventing shoot-through in half-bridge topologies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5 kVRMS (1 min, UL1577); reinforced insulation per IEC 60950-1, 60601-1, and VDE 0884-5 |
| Peak Output Current | 4.0 A per channel (sink), enabling direct drive of high-Qg MOSFETs/IGBTs without external buffers |
| Propagation Delay | ≤60 ns (max), with ≤5.6 ns pulse width distortion-supports >8 MHz PWM switching |
| Common-Mode Transient Immunity | ≥45 kV/µs-ensures reliable operation in noisy motor-drive and inverter environments |
| Operating Temperature | –40 °C to +125 °C ambient-qualified per AEC-Q100 Grade 1 for industrial and automotive-grade reliability |
| Supply Voltage Range | VDDI: 2.7–5.5 V; VDDA/VDDB: 6.5–24 V-compatible with 12 V and 15 V gate drive rails |
| Input Hysteresis | 400 mV-rejects noise on control lines without external Schmitt triggers |
Pinout & Package
SI8235BB-C-IMR is housed in a RoHS-compliant wide-body SOIC-16 package (WBSOIC-16) with 8.0 mm creepage/clearance, optimized for 5 kVRMS isolation compliance and high-voltage PCB layout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8 | Input-side terminals (GNDI, VDDI, VIA, VIB, DISABLE) | Isolated input domain: powers logic interface and controls channel enable/disable; pins 1–8 form one isolation barrier side |
| 9, 10, 11, 12, 13, 14, 15, 16 | Output-side terminals (GNDA, VDDA, VOA, GNDB, VDDB, VOB) | Isolated output domain: supplies and drives two independent gate loads; pins 9–16 form second isolation barrier side |
| VIA / VIB | Dual independent logic inputs | Direct TTL-level control of VOA and VOB outputs-no internal PWM logic; supports asynchronous dual-channel operation |
| VOA / VOB | High-current gate drive outputs | Each delivers up to 4.0 A sink current; low RON(sink) = 1.0 Ω enables fast turn-off of power devices |
| DISABLE | Global shutdown input | Active-low signal forces both outputs low within 60 ns-critical for fault-safe system shutdown |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent isolated channels | Enables fully floating half-bridge or dual-switch topologies without shared ground constraints |
| Programmable dead time | Configurable via external resistor (70–900 ns range) to prevent shoot-through in synchronous rectifiers |
| Overlap protection | Hardware-level detection of simultaneous high inputs-forces both outputs low to avoid cross-conduction |
| AEC-Q100 qualified | Validated for automotive-grade temperature cycling, ESD, and lifetime reliability-suitable for EV traction inverters |
| Thermal derating support | Defined safety-limiting current vs. case temperature curves per DIN EN 60747-5-5 for safe system-level thermal design |
Applications
| Motor Control Systems | Solar Inverters |
|---|---|
Use Scenario: Driving high-side and low-side IGBTs in 3-phase BLDC motor inverters for HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Dual isolated gate driver providing independent timing control and shoot-through prevention via hardware overlap protection. Use Value: 4.0 A peak output current eliminates need for discrete buffer stages; 60 ns propagation delay enables precise 20 kHz PWM control. | Use Scenario: Gate driving MOSFETs in string-level DC-DC converters and transformerless grid-tied inverters. IC Role / Device Role / Timing Role: Isolated dual driver delivering reinforced insulation (5 kVRMS) and 45 kV/µs CMTI for high common-mode voltage transients. Use Value: Wide –40 °C to +125 °C operating range ensures reliability in outdoor PV enclosures; AEC-Q100 qualification supports long-field-life requirements. |
| Industrial Power Supplies | Plasma Display Drivers |
Use Scenario: Controlling synchronous rectifiers and active clamp FETs in isolated LLC resonant DC-DC modules for server PSUs. IC Role / Device Role / Timing Role: Dual-channel isolated driver with independent VDDA/VDDB supplies enabling floating secondary-side gate drive. Use Value: 24 V max output supply supports high-VGS enhancement-mode GaN FETs; low 1.0 Ω sink RON ensures fast turn-off. | Use Scenario: Driving sustain and scan electrode drivers in AC plasma display panels requiring high-voltage, high-speed switching. IC Role / Device Role / Timing Role: Dual isolated gate driver delivering precise timing alignment between paired electrodes under high dV/dt conditions. Use Value: ≤5.6 ns pulse width distortion maintains sub-ns channel-to-channel skew; 5 kVRMS isolation withstands panel-level surge transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8235AD-C-IMR | Same pinout and function, but rated for 2.5 kVRMS isolation (narrow-body SOIC-16) and lower CMTI (20 kV/µs min) | Suitable for non-safety-critical, space-constrained designs where 5 kVRMS is not mandated | Select when board area is limited and regulatory isolation requirements are reduced (e.g., Class II consumer power supplies) |
| UCC21520DW | Ti's dual-channel isolated driver with 4-A sink/source, 5.7-kVRMS isolation, but uses capacitive isolation and lacks programmable dead time | Requires external dead-time circuitry; higher EMI susceptibility in magnetic fields due to capacitive coupling | Prefer when integrated level-shifting or dual-input PWM logic is needed, but accept added layout complexity for dead time |
Compared with Si8235AD-C-IMR, SI8235BB-C-IMR provides 2× higher isolation rating and 2.25× higher CMTI-critical for industrial mains-connected systems; versus UCC21520DW, it offers native dead-time programming and superior magnetic field immunity via RF modulation architecture.
Availability
SI8235BB-C-IMR is available at Aetrix Electronics and suitable for motor control systems, solar inverters, and industrial power supplies requiring stable component supply, full regulatory traceability, and long-term lifecycle support.
Supply support for SI8235BB-C-IMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Silicon Labs is a fabless semiconductor company specializing in precision timing, isolation, and mixed-signal ICs for industrial, automotive, and communications infrastructure.
The Si823x product line was designed specifically for high-reliability isolated gate driving in high-voltage power conversion-emphasizing safety certification, noise immunity, and thermal robustness over optocoupler alternatives.
FAQ
What is the maximum isolation voltage rating certified for SI8235BB-C-IMR?
SI8235BB-C-IMR is UL1577-recognized for 5 kVRMS (1 minute) input-to-output isolation and certified to VDE 0884-5, IEC 60950-1, and IEC 60601-1 for reinforced insulation. Its wide-body SOIC-16 package achieves 8.0 mm creepage and clearance, meeting stringent safety standards for industrial and medical equipment.
Does SI8235BB-C-IMR support programmable dead time, and how is it configured?
Yes, SI8235BB-C-IMR supports hardware-programmable dead time via an external resistor (RDT) connected to the DT pin. With RDT = 6 kΩ, dead time is ~70 ns; with RDT = 100 kΩ, it extends to ~900 ns. This feature is implemented directly in silicon and requires no firmware or external logic-ensuring deterministic timing for half-bridge protection.
What is the peak output current capability of SI8235BB-C-IMR, and how does it affect gate drive performance?
SI8235BB-C-IMR delivers 4.0 A peak sink current per channel (typical), with low 1.0 Ω sink RON, enabling direct drive of high-gate-charge MOSFETs and IGBTs. This eliminates external buffer stages, reduces PCB area, and improves switching efficiency-especially critical in high-frequency inverter designs above 20 kHz.
How does SI8235BB-C-IMR handle undervoltage lockout (UVLO) on its power supplies?
SI8235BB-C-IMR implements independent UVLO on all three supply domains: VDDI (input side, 4.0 V typ), and VDDA/VDDB (output sides, with selectable 5/8/10/12.5 V thresholds). When any supply drops below its UVLO threshold, the corresponding outputs are forced low-preventing partial or undefined gate drive states during brownout conditions.
Is SI8235BB-C-IMR qualified for automotive applications, and what standards does it meet?
Yes, SI8235BB-C-IMR is AEC-Q100 Grade 1 qualified (–40 °C to +125 °C), with full thermal, ESD, and lifetime validation. It meets automotive-grade reliability requirements for traction inverters, onboard chargers, and DC-DC converters-supported by VDE, UL, CSA, and CQC safety certifications applicable to vehicle subsystems.
SI8235BB-C-IMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 14-VFLGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 20kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 60ns, 60ns
- Pulse Width Distortion (Max):
- 5.6ns
- Rise / Fall Time (Typ):
- 12ns, 12ns (Max)
- Current - Output High, Low:
- 2A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 9.4V ~ 24V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-LGA (5x5)
- Approval Agency:
- CQC, CSA, UR, VDE
SI8235BB-C-IMR FAQ
1.How can I place an order for SI8235BB-C-IMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8235BB-C-IMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8235BB-C-IMR reliable?
The price and inventory of SI8235BB-C-IMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8235BB-C-IMR is usually 5 days.
3.What payment methods are accepted for SI8235BB-C-IMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8235BB-C-IMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8235BB-C-IMR?
SI8235BB-C-IMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8235BB-C-IMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8235BB-C-IMR?
For technical support, including SI8235BB-C-IMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8235BB-C-IMR requirements.
6.How does Aetrix verify that SI8235BB-C-IMR is sourced from the original manufacturer or authorized distributors?
All SI8235BB-C-IMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8235BB-C-IMR meets industry standards.
7.What is the process for return or replacement of SI8235BB-C-IMR?
All SI8235BB-C-IMR units undergo pre-shipment inspection (PSI). If there is an issue with SI8235BB-C-IMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8235BB-C-IMR part is unused and in its original packaging.
Return procedure for SI8235BB-C-IMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8235BB-C-IMR Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
