My Inquiry
My Account
Skyworks Solutions Inc. SI8237BB-AS1R
- Part No.:
- SI8237BB-AS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI8237BB-AS1R.pdf
- Description:
- DGTL ISO 2.5KV 2CH GT DVR 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,586
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8237BB-AS1R from Skyworks Solutions is an automotive-grade dual isolated gate driver IC with 0.5 A peak output current, 2.5 kVRMS input-to-output isolation, and SOIC-16 narrow-body package. It provides two independent isolated channels for driving high-side and low-side MOSFETs/IGBTs in half-bridge configurations, supporting motor control and isolated DC-DC power supplies with TTL-compatible inputs and 45 ns propagation delay.
For engineers reviewing the SI8237BB-AS1R datasheet, SI8237BB-AS1R pinout, SI8237BB-AS1R application, or SI8237BB-AS1R equivalent, key selection criteria include its dual-driver topology (no overlap protection), 2.5 kVRMS isolation rating, 8 V UVLO threshold, automotive AEC-Q100 qualification, and SOIC-16 narrow-body footprint compatibility with space-constrained inverters and onboard chargers.
Technical Context
The SI8237BB-AS1R implements RF-based silicon isolation with a semiconductor barrier, delivering robust noise immunity and eliminating optocoupler aging concerns. Each channel operates independently with separate input (VIA/VIB) and output (VOA/VOB) supply domains (VDDI, VDDA, VDDB), enabling floating high-side drive and ground-referenced low-side operation.
Unlike HS/LS variants (e.g., SI8230/3), this dual-driver version lacks programmable dead time and overlap protection - outputs respond immediately to input transitions. Its TTL-compatible inputs feature >400 mV hysteresis, and undervoltage lockout (UVLO) triggers at 8 V on all supply rails (VDDI, VDDA, VDDB) to ensure safe startup/shutdown behavior.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 2.5 kVRMS per UL1577 - enables reinforced insulation in 250–400 VAC systems like EV onboard chargers |
| Peak Output Current | 0.5 A - sufficient to drive small-to-medium IGBTs and MOSFETs up to ~30 A with <100 ns switching |
| Propagation Delay | 45 ns max - supports >8 MHz PWM switching without timing skew between channels |
| UVLO Threshold | 8 V (rising), 7.5 V (falling) - prevents erratic gate drive during brown-out conditions in 12 V automotive systems |
| Supply Voltage Range | VDDI/VDDA/VDDB: 4.5–24 V - allows direct connection to 5 V logic and 12–15 V gate drive rails |
| Operating Temperature | –40°C to +125°C - qualified for under-hood automotive environments per AEC-Q100 Grade 1 |
| Input Compatibility | TTL-level with >400 mV hysteresis - rejects noise in noisy motor control and inverter EMI environments |
Pinout & Package
SI8237BB-AS1R uses a RoHS-compliant SOIC-16 narrow-body package (5.3 mm width, 10.3 mm length, 2.35 mm height) with creepage ≥5.5 mm and clearance ≥5.0 mm - suitable for 250 VAC working voltage applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8 | Input-side GND, VDDI, VIA, VIB, DISABLE, NC, NC, NC | Pins 1–4: Core input domain (GNDI, VDDI, two logic inputs); Pin 5: Active-high disable; Pins 6–8: No-connect - must be left floating or grounded per layout guidelines |
| 9, 10, 11, 12, 13, 14, 15, 16 | Output-A GND, VDDA, VOA, Output-B GND, VDDB, VOB, NC, NC | Pins 9–11: Channel A output domain (GNDA, VDDA, VOA); Pins 12–14: Channel B output domain (GNDB, VDDB, VOB); Pins 15–16: No-connect - no internal connection, may be used for thermal pad anchoring |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent isolated channels | Enables fully decoupled high-side and low-side gate drive without shared timing constraints or cross-talk risk |
| Silicon RF isolation barrier | Delivers 45 ns propagation delay and superior CMTI (>50 kV/µs) vs. optocouplers, with no LED degradation over lifetime |
| AEC-Q100 Grade 1 qualification | Validated for automotive use including temperature cycling, HTOL, and ESD testing - supports PPAP documentation |
| TTL-compatible inputs with hysteresis | Accepts standard 3.3 V or 5 V logic levels while rejecting ±200 mV of common-mode noise on control lines |
| Independent UVLO on all supplies | Prevents partial operation: VOA/VOB forced low if VDDI, VDDA, or VDDB drops below 7.5 V |
Applications
| Motor Control Systems | Isolated DC-DC Power Supplies |
|---|---|
Use Scenario: Driving gate signals for N-channel MOSFETs in three-phase BLDC motor inverters within electric power steering (EPS) modules. IC Role / Device Role / Timing Role: Dual isolated driver providing independent, noise-immune gate control for high-side and low-side switches in each half-bridge leg. Use Value: 45 ns propagation matching ensures precise PWM edge alignment across both channels, minimizing shoot-through risk in 20–50 kHz motor switching. | Use Scenario: Gate driving synchronous rectifiers and primary-side switches in isolated flyback or forward converters used in automotive infotainment power rails. IC Role / Device Role / Timing Role: Isolating control logic from secondary-side feedback while driving both primary high-side and secondary low-side FETs. Use Value: 2.5 kVRMS isolation meets reinforced insulation requirements for 250 VAC input-derived 12 V/5 V outputs in compact, thermally constrained designs. |
| Onboard Chargers (OBC) | Battery Management Systems (BMS) |
Use Scenario: Controlling half-bridge IGBTs in AC/DC PFC and DC/DC stages of bidirectional OBCs for plug-in hybrid vehicles. IC Role / Device Role / Timing Role: Dual-channel isolated driver enabling independent gate timing for interleaved boost and LLC resonant converter topologies. Use Value: SOIC-16 narrow-body footprint saves PCB area in densely packed OBC modules where thermal management and creepage are critical. | Use Scenario: Driving isolation MOSFETs in active cell-balancing circuits and contactor control stages within high-voltage battery packs (400–800 V). IC Role / Device Role / Timing Role: Providing galvanically isolated gate drive to protect microcontroller I/O from pack-level transients and ground bounce. Use Value: AEC-Q100 qualification and –40°C to +125°C operation ensure reliability in harsh under-battery-pack environments with minimal derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8237AB-AS1R | Same dual-driver function but 5 V UVLO threshold instead of 8 V; identical 2.5 kVRMS isolation and SOIC-16 NB package | Better suited for 5 V logic-supplied systems with tighter supply margins; less margin against 12 V rail droop | Select SI8237AB-AS1R when VDDI is regulated at 5 V and system brown-out tolerance is >0.5 V |
| SI8237BD-AS | Same dual-driver function with 5.0 kVRMS isolation (vs. 2.5 kVRMS), 8 V UVLO, and SOIC-16 wide-body package (7.5 mm width) | Required for 400–600 VAC input systems needing reinforced insulation; larger footprint increases PCB area by ~30% | Select SI8237BD-AS when designing for industrial UPS or solar inverters requiring 5 kVRMS isolation compliance |
Compared with SI8237AB-AS1R, SI8237BB-AS1R offers higher UVLO headroom for 12 V automotive systems but lower isolation strength; versus SI8237BD-AS, it trades isolation rating and package size for compactness and cost in 250 VAC-class applications.
Availability
SI8237BB-AS1R is available at Aetrix Electronics and suitable for motor control systems, onboard chargers, and isolated DC-DC power supplies requiring stable component supply, AEC-Q100 compliance, and SOIC-16 narrow-body footprint compatibility.
Supply support for SI8237BB-AS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for automotive, industrial, and communications markets.
The Si823x family was designed specifically for high-reliability isolated gate driving in electric vehicle powertrain and energy infrastructure applications, emphasizing robustness, fast timing, and automotive qualification from the silicon level.
FAQ
What is the isolation voltage rating of the SI8237BB-AS1R?
The SI8237BB-AS1R has a certified 2.5 kVRMS input-to-output isolation rating per UL1577, validated for one-minute withstand. This rating supports reinforced insulation in 250 VAC mains-connected systems such as automotive onboard chargers and industrial DC-DC converters, and is confirmed in the official Skyworks datasheet revision 206326B.
Does the SI8237BB-AS1R include dead-time control or overlap protection?
No, the SI8237BB-AS1R is a dual-driver variant (not high-side/low-side) and does not implement programmable dead time or overlap protection logic. Its truth table shows immediate output response to input transitions - unlike SI8230/3/4 variants, which integrate DT pins and overlap recovery circuitry. This simplifies timing-critical half-bridge designs where external dead time is managed by the controller.
What are the UVLO thresholds for SI8237BB-AS1R supply rails?
The SI8237BB-AS1R features independent UVLO on all three supply domains: VDDI, VDDA, and VDDB. The rising threshold is 8.0 V ±0.3 V, and the falling threshold is 7.5 V ±0.3 V. When any supply falls below its UVLO threshold, the corresponding output (VOA or VOB) is forced low, ensuring fail-safe gate drive behavior in automotive 12 V systems experiencing load dump or cold-crank conditions.
Is SI8237BB-AS1R pin-compatible with other Si823x family members in SOIC-16 narrow-body packages?
Yes, SI8237BB-AS1R shares the same SOIC-16 narrow-body pinout with all Si823x variants in the "-IS1" suffix group (e.g., SI8230BB-AS1, SI8235BB-AS1). Pin functions - including VIA/VIB inputs, VOA/VOB outputs, DISABLE, and supply/GND assignments - are identical across dual-driver and HS/LS versions, enabling layout reuse when changing current capability or isolation rating within the same package footprint.
What is the maximum recommended switching frequency for SI8237BB-AS1R?
The SI8237BB-AS1R supports up to 8 MHz switching frequency, as specified in the Skyworks Si823x datasheet. This capability stems from its 45 ns maximum propagation delay and matched channel-to-channel delay (<5 ns), making it suitable for high-frequency topologies like GaN-based resonant converters and advanced motor control PWM schemes where timing precision is critical to efficiency and EMI performance.
SI8237BB-AS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 20kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 45ns, 45ns
- Pulse Width Distortion (Max):
- 5.6ns
- Rise / Fall Time (Typ):
- 20ns, 20ns (Max)
- Current - Output High, Low:
- 250mA, 500mA
- Current - Peak Output:
- 500mA
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 6.5V ~ 24V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
- Approval Agency:
- CQC, CSA, UL, VDE
SI8237BB-AS1R FAQ
1.How can I place an order for SI8237BB-AS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8237BB-AS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8237BB-AS1R reliable?
The price and inventory of SI8237BB-AS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8237BB-AS1R is usually 5 days.
3.What payment methods are accepted for SI8237BB-AS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8237BB-AS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8237BB-AS1R?
SI8237BB-AS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8237BB-AS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8237BB-AS1R?
For technical support, including SI8237BB-AS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8237BB-AS1R requirements.
6.How does Aetrix verify that SI8237BB-AS1R is sourced from the original manufacturer or authorized distributors?
All SI8237BB-AS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8237BB-AS1R meets industry standards.
7.What is the process for return or replacement of SI8237BB-AS1R?
All SI8237BB-AS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI8237BB-AS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8237BB-AS1R part is unused and in its original packaging.
Return procedure for SI8237BB-AS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8237BB-AS1R Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
