My Inquiry
My Account
Skyworks Solutions Inc. SI82390AD-IS3R
- Part No.:
- SI82390AD-IS3R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 14-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI82390AD-IS3R.pdf
- Description:
- DGT ISO 3.25KV 2CH GT DVR 14SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,826
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82390AD-IS3R from Skyworks Solutions is a dual-channel isolated gate driver IC designed for high-side/low-side MOSFET and IGBT control in power converters. It delivers 4.0 A peak output current, operates with 2.5 V–5.5 V input supply (VDDI), supports up to 5 kVRMS isolation, and features enhanced output UVLO with status feedback. It is used in solar inverters, motor drives, and isolated DC-DC supplies where robust noise immunity and fail-safe operation are critical.
For engineers reviewing the SI82390AD-IS3R datasheet, SI82390AD-IS3R pinout, SI82390AD-IS3R application, or SI82390AD-IS3R equivalent, key selection considerations include its SOIC-14 wide-body package, 1 ms safe startup time, programmable dead time (10–200 ns), 30 ns propagation delay, and integrated EN pin with active-high safety enable functionality.
Technical Context
The SI82390AD-IS3R implements RF-based silicon isolation with on/off keying modulation across a semiconductor barrier, enabling high CMTI (100 kV/µs) and eliminating LED aging concerns of optocouplers. Its dual independent inputs (VIA/VIB) drive two isolated outputs (VOA/VOB) with fail-safe low-default behavior during VDDI power-down.
This variant belongs to the Si82390 subfamily: it provides enhanced UVLO detection (6 V threshold), UVLO status feedback via RDY pin, delayed 1 ms startup, and no deglitch filtering. It is configured as a high-side/low-side driver - not PWM-input or dual-driver - and uses separate VDDA/VDDB supplies up to 24 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5 kVRMS withstand voltage - enables reinforced insulation per IEC62368-1 and UL 1577 for mains-connected systems. |
| Peak Output Current | 4.0 A - sufficient to rapidly charge/discharge high-Q gate drivers (e.g., 1200 V SiC MOSFETs) without external buffers. |
| Propagation Delay | 30 ns - ensures tight timing control in high-frequency (>100 kHz) topologies like LLC resonant converters. |
| VDDI Operating Range | 2.5 V–5.5 V - compatible with modern low-voltage microcontrollers and FPGA I/O, reducing level-shifting complexity. |
| UVLO Threshold | 6 V on VDDA/VDDB - prevents erratic switching during brown-out conditions; status reported via RDY pin. |
| Startup Delay | 1 ms typical - guarantees monotonic, glitch-free output initialization after power-on, critical for transformer-coupled topologies. |
| Operating Temperature | –40 °C to +125 °C - qualified for industrial and automotive under-hood environments without derating. |
Pinout & Package
SI82390AD-IS3R is housed in a RoHS-compliant SOIC-14 wide-body package (7.5 mm body width, 10.3 mm length), rated for 260 °C peak reflow per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Input A logic signal | TTL-compatible high-true control for VOA output; referenced to GNDI. |
| VIB | Input B logic signal | TTL-compatible high-true control for VOB output; referenced to GNDI. |
| EN | Enable input (active high) | Forces both outputs low when pulled low; requires 100 kΩ pull-down to GNDI for safe default state. |
| VDDI | Input-side supply | 2.5 V–5.5 V power for logic and isolation circuitry; decoupling with 1 µF + 0.1 µF required. |
| GNDI | Input-side ground | Reference for VIA, VIB, EN, VDDI, and RDY; galvanically isolated from power side. |
| RDY | UVLO status output | Open-drain logic-high when all supplies (VDDI, VDDA, VDDB) are above UVLO thresholds. |
| VOA | Output A driver | 4.0 A capable high-side or low-side gate driver; referenced to VDDA/GNDA. |
| VDDA | Driver A supply | 10 V–24 V supply for VOA; must be independently regulated from VDDB in enhanced UVLO mode. |
| GNDA | Driver A ground | Power-side return for VOA and VDDA; isolated from GNDI and GNDB. |
| VOB | Output B driver | 4.0 A capable complementary driver for VOA; referenced to VDDB/GNDB. |
| VDDB | Driver B supply | 10 V–24 V supply for VOB; independent regulation required to support cross-supply UVLO feedback. |
| GNDB | Driver B ground | Power-side return for VOB and VDDB; isolated from GNDI and GNDA. |
| NC | No connect | Pins 1 and 14 are unconnected; must remain floating per datasheet layout guidance. |
Key Features
| Feature | Design Value |
|---|---|
| Enhanced UVLO with cross-supply feedback | When either VDDA or VDDB falls below 6 V, the corresponding output (VOA or VOB) is actively driven low - preventing transformer flux imbalance in half-bridge topologies. |
| Fail-safe default-low outputs | VOA and VOB remain low during VDDI power loss or EN deactivation, eliminating shoot-through risk in power stages. |
| Programmable dead time | 10–200 ns internal dead-time insertion between VOA and VOB transitions - configurable via external resistor to prevent simultaneous conduction. |
| 1 ms safe startup sequence | Guaranteed monotonic output behavior from power-up, eliminating initialization glitches that could trigger overcurrent protection. |
| High CMTI immunity | 100 kV/µs common-mode transient immunity - maintains signal integrity in noisy high-dV/dt environments like SiC-based inverters. |
Applications
| Solar Inverter Half-Bridge | Industrial Motor Drive H-Bridge |
|---|---|
Use Scenario: Driving high-side and low-side 1200 V SiC MOSFETs in a three-phase string inverter stage operating at 100 kHz switching frequency. IC Role / Device Role / Timing Role: Isolated gate driver providing independent, synchronized control of complementary switches with precise dead-time management and UVLO monitoring. Use Value: Prevents shoot-through during transients and ensures reliable turn-off during grid fault conditions via fail-safe low-default behavior. |
Use Scenario: Controlling IGBTs in a 400 V, 30 kW servo drive with regenerative braking and fast torque response requirements. IC Role / Device Role / Timing Role: Dual-channel isolated driver delivering 4.0 A peak current to minimize gate resistance and reduce switching losses. Use Value: Enables <30 ns propagation delay matching between channels, supporting <500 ns minimum dead time for high-efficiency operation. |
| On-Board Charger (OBC) LLC Resonant Converter | Isolated DC-DC Telecom Supply |
Use Scenario: Driving synchronous rectifiers and primary-side switches in a bidirectional OBC using GaN FETs with 350 kHz switching. IC Role / Device Role / Timing Role: High-CMTI isolated driver ensuring clean gate signals across 5 kVRMS barrier despite high dV/dt on primary side. Use Value: 100 kV/µs CMTI rating eliminates false triggering in compact, high-power-density OBC designs. |
Use Scenario: Gate driving power MOSFETs in a 48 V input, 12 V output isolated flyback converter for telecom infrastructure. IC Role / Device Role / Timing Role: Fail-safe isolated driver with RDY pin reporting combined UVLO status of both secondary-side rails. Use Value: RDY signal enables system-level power sequencing and fault logging without additional supervision circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si82390AD-IS1R | SOIC-16 narrow-body package; identical electrical specs, same UVLO and startup behavior. | Requires PCB layout change due to different footprint (16-pin NB vs. 14-pin WB); no performance trade-off. | Select when board space allows wider trace routing or legacy SOIC-16 land patterns are already in use. |
| Si82390BD-IS3R | Same SOIC-14 WB package and pinout; differs only in VDDA/VDDB UVLO threshold (8 V vs. 6 V). | Better suited for 15 V gate drive rails where higher UVLO margin prevents nuisance shutdown during ripple. | Choose when operating with 15 V driver supplies and tighter UVLO hysteresis is needed to avoid false trips. |
Compared with SI82390AD-IS3R, Si82390AD-IS1R offers identical functionality in a larger footprint, while Si82390BD-IS3R provides higher UVLO threshold for improved stability on 15 V rails - neither is pin-compatible, but both share the same logic interface and safety architecture.
Availability
SI82390AD-IS3R is available at Aetrix Electronics and suitable for solar inverters, industrial motor drives, and on-board chargers requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability.
Supply support for SI82390AD-IS3R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and isolation technologies for high-reliability applications.
The Si8239x family was engineered to replace optocoupled gate drivers in high-power systems, delivering superior CMTI, lifetime stability, and integration of safety features like UVLO feedback and programmable dead time.
FAQ
What is the isolation voltage rating of the SI82390AD-IS3R?
The SI82390AD-IS3R is rated for 5 kVRMS isolation withstand voltage per UL 1577 and IEC62368-1 standards. This reinforced insulation rating applies across the full temperature range (–40 °C to +125 °C) and qualifies the device for use in AC mains-connected equipment such as solar inverters and industrial UPS systems. The isolation barrier uses Skyworks' proprietary silicon-dielectric technology, not optocoupler-based construction.
Does the SI82390AD-IS3R support bootstrap gate drive configurations?
No - the SI82390AD-IS3R does not support bootstrap configurations. Its enhanced UVLO feedback requires independent, regulated VDDA and VDDB supplies. Using a bootstrap circuit violates the cross-supply UVLO monitoring function and may cause undefined output behavior. For bootstrap-based half-bridges, consider Si82394x or Si82398x PWM-input variants instead.
How is the RDY pin used in system-level power sequencing?
The RDY pin on the SI82390AD-IS3R is an open-drain output that goes high only when VDDI, VDDA, and VDDB are all above their respective UVLO thresholds (6 V). It enables coordinated power-up of downstream controllers and gate drivers - for example, releasing a microcontroller reset or enabling PWM generation only after all driver supplies are stable and valid.
What is the purpose of the 1 ms delayed startup time in the SI82390AD-IS3R?
The 1 ms delayed startup time in the SI82390AD-IS3R ensures monotonic, glitch-free output behavior during power-up. Outputs VOA and VOB remain low until all supplies stabilize and internal logic completes initialization - preventing unintended switching events that could damage power devices or trigger protection circuits in sensitive topologies like transformer-isolated DC-DC converters.
Can the SI82390AD-IS3R drive both high-side and low-side switches simultaneously?
Yes - the SI82390AD-IS3R is specifically designed as a high-side/low-side driver with independent VIA and VIB inputs controlling VOA and VOB respectively. However, simultaneous high-state outputs are prevented by its programmable dead-time circuit (10–200 ns), which inserts intentional delay between turn-off of one switch and turn-on of the other to eliminate shoot-through risk in bridge configurations.
SI82390AD-IS3R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 14-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 3250Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 40ns, 40ns
- Pulse Width Distortion (Max):
- 5.6ns
- Rise / Fall Time (Typ):
- 12ns, 12ns (Max)
- Current - Output High, Low:
- 2A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 6.5V ~ 24V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
- Approval Agency:
- CQC, CSA, UR, VDE
SI82390AD-IS3R FAQ
1.How can I place an order for SI82390AD-IS3R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82390AD-IS3R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82390AD-IS3R reliable?
The price and inventory of SI82390AD-IS3R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82390AD-IS3R is usually 5 days.
3.What payment methods are accepted for SI82390AD-IS3R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82390AD-IS3R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82390AD-IS3R?
SI82390AD-IS3R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82390AD-IS3R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82390AD-IS3R?
For technical support, including SI82390AD-IS3R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82390AD-IS3R requirements.
6.How does Aetrix verify that SI82390AD-IS3R is sourced from the original manufacturer or authorized distributors?
All SI82390AD-IS3R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82390AD-IS3R meets industry standards.
7.What is the process for return or replacement of SI82390AD-IS3R?
All SI82390AD-IS3R units undergo pre-shipment inspection (PSI). If there is an issue with SI82390AD-IS3R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82390AD-IS3R part is unused and in its original packaging.
Return procedure for SI82390AD-IS3R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82390AD-IS3R Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
