Skyworks Solutions Inc. SI823H3CD-IS3R
- Part No.:
- SI823H3CD-IS3R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 14-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI823H3CD-IS3R.pdf
- Description:
- DGTL ISO 5KV 1CH GATE DVR 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,410
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI823H3CD-IS3R from Skyworks is a high-voltage, dual-channel isolated gate driver with high-side/low-side (HS/LS) configuration, 12 V UVLO threshold, DIS input control, deglitch filtering, and 20–200 ns programmable dead time. It delivers 4.0 A peak sink/source drive into power MOSFETs or IGBTs, supports 5 kVRMS isolation, and operates across –40 °C to +125 °C in WB SOIC-14 packaging. It is used in traction inverters and on-board chargers requiring robust noise immunity and fail-safe default-low outputs.
For engineers reviewing the SI823H3CD-IS3R datasheet, SI823H3CD-IS3R pinout, SI823H3CD-IS3R application, or SI823H3CD-IS3R equivalent, key selection criteria include its 12 V UVLO, DIS-enabled safety shutdown, deglitch noise rejection, 5 kVRMS reinforced insulation per IEC 62368-1, and WB SOIC-14 thermal performance in automotive-grade power stages.
Technical Context
The SI823H3CD-IS3R implements RF-based silicon isolation with a semiconductor barrier, enabling 125 kV/µs CMTI and 30 ns max propagation delay. Its dual HS/LS output stage features independent UVLO monitoring per channel and built-in overlap protection to prevent shoot-through during switching transitions.
It uses a dual-stage pull-up architecture: a standard PMOS provides 1 A DC pull-up, while an NMOS booster delivers up to +3 A peak current during the Miller plateau region for faster turn-on. The DIS pin forces both outputs low unconditionally when high, with tSD shutdown timing and tRESTART recovery after deassertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5 kVRMS for 1 minute - meets reinforced insulation requirements per IEC 62368-1 and UL 1577. |
| Output Drive | 4.0 A peak sink/source - sufficient to rapidly charge/discharge gate capacitance of 650 V IGBTs and SiC MOSFETs. |
| UVLO Threshold | 12 V nominal - ensures stable operation only when output-side supply (VDDA/VDDB) is fully established. |
| Dead Time Range | 20–200 ns programmable via external resistor - prevents cross-conduction in half-bridge topologies. |
| Propagation Delay | ≤30 ns max - enables precise timing control in high-frequency (>100 kHz) motor drives and inverters. |
| CMTI | >125 kV/µs - maintains signal integrity in noisy high-dV/dt environments like traction inverters. |
| Operating Temp | –40 °C to +125 °C - qualified for under-hood automotive applications per AEC-Q100 Grade 1. |
Pinout & Package
SI823H3CD-IS3R is housed in a 14-pin Wide Body SOIC (WB SOIC-14) package with creepage/clearance optimized for 5 kVRMS isolation and industrial/automotive high-voltage systems.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | High-side input | TTL-compatible logic input controlling VOA; high-true, referenced to VDDI. |
| VIB | Low-side input | TTL-compatible logic input controlling VOB; high-true, referenced to VDDI. |
| DIS | Disable control | Active-high safety input forcing VOA and VOB low regardless of VIA/VIB state. |
| VDDI | Input-side supply | 3.0–5.5 V logic supply; powers internal isolator and input circuitry. |
| VDDA | High-side driver supply | 5.5–30 V supply for VOA output stage; monitored by independent UVLO. |
| VDDB | Low-side driver supply | 5.5–30 V supply for VOB output stage; monitored by independent UVLO. |
| VOA | High-side gate output | 4 A capable output driving external high-side switch; failsafe low on VDDI loss. |
| VOB | Low-side gate output | 4 A capable output driving external low-side switch; failsafe low on VDDI loss. |
| GNDI | Input-side ground | Reference for VIA, VIB, DIS, and VDDI; galvanically isolated from power side. |
| GND | Power-side ground | Reference for VDDA, VDDB, VOA, VOB; isolated from GNDI by 5 kVRMS barrier. |
| DT | Dead time programming | Connects to ground via resistor (RDT) to set 20–200 ns dead time between VOA/VOB edges. |
| NC | No connect | Internally unused pin; must remain unconnected per datasheet layout guidelines. |
| NC | No connect | Internally unused pin; must remain unconnected per datasheet layout guidelines. |
| NC | No connect | Internally unused pin; must remain unconnected per datasheet layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Deglitch filtering | Internal input- and output-side noise rejection timers prevent false triggering from EMI transients. |
| Fail-safe default-low | VOA and VOB automatically go low if VDDI is lost, preventing unintended power device turn-on. |
| Programmable dead time | 20–200 ns adjustable via single external resistor, eliminating need for external timing ICs in half-bridge designs. |
| Booster output stage | Parallel NMOS+PMOS pull-up delivers +3 A peak boost during Miller plateau for <100 ns turn-on times. |
| AEC-Q100 qualified | Automotive-grade reliability with zero-defect manufacturing flow, PPAP support, and IMDS/CAMDS compliance. |
Applications
| Motor Control in EV Traction Inverters | On-Board Charger (OBC) Half-Bridge Stages |
|---|---|
Use Scenario: Driving parallel IGBT modules in 400 V/800 V traction inverters with >10 kHz PWM and high dV/dt noise. IC Role / Device Role / Timing Role: HS/LS isolated gate driver providing synchronized, shoot-through-protected switching with 30 ns timing precision. Use Value: 5 kVRMS isolation and >125 kV/µs CMTI ensure reliable operation in high-noise inverter compartments without signal corruption. | Use Scenario: Controlling interleaved LLC resonant half-bridges in 11 kW OBCs with soft-switching and variable frequency control. IC Role / Device Role / Timing Role: Dual-channel isolated driver delivering 4 A peak gate current and programmable dead time to optimize ZVS timing margins. Use Value: Deglitch filtering and DIS pin enable safe shutdown during fault conditions, meeting ISO 26262 ASIL-B functional safety requirements. |
| Battery Management System (BMS) Pre-Charge Circuits | Solar Central Inverters with SiC MOSFETs |
Use Scenario: Controlling pre-charge contactors and main HV relays during battery pack energization sequences in BEV BMS. IC Role / Device Role / Timing Role: Fail-safe isolated driver ensuring relay coils remain de-energized during input power loss or brownout. Use Value: Default-low behavior on VDDI undervoltage eliminates risk of accidental contactor closure during startup or fault recovery. | Use Scenario: Driving 1200 V SiC MOSFETs in three-phase central inverters operating at 100 kHz with tight dead-time constraints. IC Role / Device Role / Timing Role: High-CMTI isolated driver enabling fast, jitter-free switching with minimal gate drive loop inductance. Use Value: 4 A peak drive current and Miller plateau booster reduce switching losses by >15% compared to 2 A drivers in 1200 V SiC applications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si823H3BD-IS3 | 8 V UVLO threshold instead of 12 V; same WB SOIC-14 package, DIS control, deglitch, and dead time range. | Suitable for lower-voltage gate drive rails (e.g., 15 V instead of 20 V), where earlier UVLO trip improves margin against supply droop. | Select Si823H3BD-IS3 when system-level VDDA/VDDB nominal is ≤15 V and tighter UVLO hysteresis is required. |
| Si823H3AD-IS3 | 6 V UVLO threshold; otherwise identical pinout, package, DIS control, deglitch, and dead time capability. | Optimized for 12 V gate drive supplies with conservative UVLO margin, common in legacy 400 V EV platforms. | Choose Si823H3AD-IS3 for compatibility with existing 12 V gate bias designs and backward-pin-compatible upgrades. |
Compared with SI823H3BD-IS3 and SI823H3AD-IS3, the SI823H3CD-IS3R provides higher UVLO headroom for 20 V gate drive rails in 800 V systems, reducing false trips during transient load steps while maintaining identical safety features, timing accuracy, and thermal performance in WB SOIC-14.
Availability
SI823H3CD-IS3R is available at Aetrix Electronics and suitable for traction inverters, on-board chargers, battery management systems, and solar central inverters requiring stable component supply with automotive-grade traceability and long-term lifecycle support.
Supply support for SI823H3CD-IS3R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and isolation technologies for high-reliability applications.
The Si823Hx family was designed specifically for automotive and industrial high-power switching systems, delivering silicon-isolated gate drivers with best-in-class CMTI, low propagation delay, and integrated safety features like deglitch, DIS control, and fail-safe outputs.
FAQ
What is the isolation voltage rating of the SI823H3CD-IS3R?
The SI823H3CD-IS3R has a certified 5 kVRMS isolation rating for 1 minute per UL 1577 and IEC 62368-1, achieved using Skyworks' proprietary silicon RF isolation technology. This rating applies to the WB SOIC-14 package variant and supports reinforced insulation in automotive and industrial high-voltage systems. The SI823H3CD-IS3R maintains this isolation across its full operating temperature range of –40 °C to +125 °C.
Does the SI823H3CD-IS3R support programmable dead time, and how is it configured?
Yes, the SI823H3CD-IS3R supports 20–200 ns programmable dead time via an external resistor (RDT) connected from the DT pin to ground. The relationship is DT ≈ 1.8 × RDT + 12 (ns), where RDT is in kΩ. This feature is implemented in hardware and requires no firmware or external logic. The SI823H3CD-IS3R applies dead time only on rising edges when both inputs are active, preventing shoot-through in half-bridge configurations without adding latency to single-edge transitions.
How does the deglitch feature function in the SI823H3CD-IS3R?
The SI823H3CD-IS3R integrates dual deglitch circuits - one on the input side (VIA/VIB) and one on the output side (after isolation) - each applying a fixed time window to reject narrow noise pulses. Per the datasheet, this suppresses transients shorter than ~20 ns, preventing false switching in high-EMI environments like traction inverters. The deglitch is always enabled in SI823H3CD-IS3R and cannot be disabled, ensuring consistent noise immunity without design trade-offs.
What happens to the outputs of the SI823H3CD-IS3R when the input-side supply (VDDI) is lost?
When VDDI falls below its UVLO threshold, the SI823H3CD-IS3R forces both VOA and VOB outputs to a low state - a fail-safe condition that prevents unintended turn-on of external power switches. This behavior is guaranteed even if VDDA and VDDB remain powered. The SI823H3CD-IS3R maintains this default-low state until VDDI recovers above the UVLO+ threshold and completes the tSTART startup delay, ensuring deterministic power-up sequencing in automotive systems.
Is the SI823H3CD-IS3R qualified for automotive applications, and what certifications does it hold?
Yes, the SI823H3CD-IS3R is AEC-Q100 qualified (Grade 1, –40 °C to +125 °C) and manufactured using Skyworks' automotive-specific process flows with zero-defect methodology. It carries UL 1577, CSA, VDE, and CQC safety certifications for 5 kVRMS reinforced insulation, and supports AIAG-compliant PPAP documentation, IMDS, and CAMDS listings - all confirmed for the "-AS3" automotive-grade suffix variant of the SI823H3CD-IS3R.
SI823H3CD-IS3R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si823Hx
- Package/Case:
- 14-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 1
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 125kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 116ns, 116ns
- Pulse Width Distortion (Max):
- 5ns
- Rise / Fall Time (Typ):
- 12ns, 12ns (Max)
- Current - Output High, Low:
- 4A, 4A
- Current - Peak Output:
- 6A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 5.5V ~ 30V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
- Approval Agency:
- CQC, CSA, UL, VDE
SI823H3CD-IS3R FAQ
1.How can I place an order for SI823H3CD-IS3R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI823H3CD-IS3R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI823H3CD-IS3R reliable?
The price and inventory of SI823H3CD-IS3R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI823H3CD-IS3R is usually 5 days.
3.What payment methods are accepted for SI823H3CD-IS3R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI823H3CD-IS3R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI823H3CD-IS3R?
SI823H3CD-IS3R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI823H3CD-IS3R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI823H3CD-IS3R?
For technical support, including SI823H3CD-IS3R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI823H3CD-IS3R requirements.
6.How does Aetrix verify that SI823H3CD-IS3R is sourced from the original manufacturer or authorized distributors?
All SI823H3CD-IS3R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI823H3CD-IS3R meets industry standards.
7.What is the process for return or replacement of SI823H3CD-IS3R?
All SI823H3CD-IS3R units undergo pre-shipment inspection (PSI). If there is an issue with SI823H3CD-IS3R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI823H3CD-IS3R part is unused and in its original packaging.
Return procedure for SI823H3CD-IS3R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI823H3CD-IS3R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
