My Inquiry
My Account
Skyworks Solutions Inc. SI823H5AB-AS1
- Part No.:
- SI823H5AB-AS1
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI823H5AB-AS1.pdf
- Description:
- DGTL ISO 2.5KV 2CH GT DVR 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,039
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI823H5AB-AS1 from Skyworks is a dual-channel isolated gate driver with independent input control (VIA/VIB), 4.0 A peak sink/source output drive, 6 V output UVLO threshold, and EN-enable logic. It features silicon-based isolation rated at 2.5 kVRMS, operates across –40 °C to +125 °C, and targets high-reliability automotive power stages such as on-board chargers and traction inverters.
For engineers reviewing the SI823H5AB-AS1 datasheet, SI823H5AB-AS1 pinout, SI823H5AB-AS1 application, or SI823H5AB-AS1 equivalent, key selection considerations include its dual independent channel architecture (no built-in dead time), EN-controlled fail-safe behavior, 2.5 kVRMS isolation rating in NB SOIC-16 package, and compatibility with 3.0–5.5 V input logic and up to 30 V output supply rails.
Technical Context
The SI823H5AB-AS1 implements RF-based on/off keying modulation across a proprietary silicon isolation barrier, delivering high CMTI (>125 kV/µs) and low propagation delay (≤30 ns). Each channel operates independently with TTL-compatible inputs and failsafe low-default outputs upon loss of input-side power (VDDI).
It lacks programmable dead time and overlap protection-features reserved for HS/LS or PWM variants-and instead provides discrete enable control via EN pin with internal 100 kΩ pull-down. Output UVLO is fixed at 6 V per channel, with independent monitoring of VDDA and VDDB supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 2.5 kVRMS for 1 minute - meets reinforced insulation requirements for functional safety in automotive power stages |
| Output Drive | 4.0 A peak sink/source - sufficient to rapidly charge/discharge gate capacitance of 650 V IGBTs and SiC MOSFETs |
| UVLO Threshold | 6 V (typical) - ensures stable output operation only when driver supply rail exceeds minimum gate drive voltage |
| Propagation Delay | ≤30 ns - enables precise timing control in high-frequency switching applications up to 500 kHz |
| Operating Temp | –40 °C to +125 °C - qualified for under-hood automotive environments and industrial motor drives |
| Input Logic | TTL-compatible VIA/VIB - accepts standard 3.3 V or 5 V microcontroller GPIO without level-shifting |
| Enable Function | Active-low EN pin with 100 kΩ internal pull-down - allows system-level fault shutdown with no external components |
Pinout & Package
NB SOIC-16 package: 16-pin narrow-body surface-mount SOIC with creepage/clearance optimized for 2.5 kVRMS isolation. Pin 1 marked by notch or dot; recommended land pattern per Skyworks document 206414A Section 8.3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Channel A input | TTL-compatible logic input controlling VOA; high = VOA high, low = VOA low |
| VIB | Channel B input | TTL-compatible logic input controlling VOB; high = VOB high, low = VOB low |
| EN | Enable control | Active-low global enable; pulls both VOA and VOB low when asserted |
| VDDI | Input-side supply | 3.0–5.5 V supply for input logic and isolation transmitter; powers EN circuitry |
| VDDA | Output A supply | 5.5–30 V supply for Channel A driver; UVLO monitored independently |
| VDDB | Output B supply | 5.5–30 V supply for Channel B driver; UVLO monitored independently |
| VOA | Channel A output | 4 A capable gate drive output referenced to GND_A; failsafe low if VDDI or VDDA lost |
| VOB | Channel B output | 4 A capable gate drive output referenced to GND_B; failsafe low if VDDI or VDDB lost |
| GNDI | Input ground | Reference for VIA, VIB, EN, and VDDI; galvanically isolated from output grounds |
| GND_A | Output A ground | Reference for VDDA and VOA; isolated from GNDI and GND_B |
| GND_B | Output B ground | Reference for VDDB and VOB; isolated from GNDI and GND_A |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent channels | Enables asynchronous control of two separate power switches (e.g., half-bridge upper/lower or dual-phase legs) without cross-talk or forced synchronization |
| Silicon RF isolation | Eliminates LED aging and temperature drift of optocouplers; supports >125 kV/µs CMTI and stable timing over life and temperature |
| Fail-safe low default | Both outputs go low automatically during VDDI undervoltage or loss of input power - prevents shoot-through in power stages |
| 4 A peak output current | Provides sufficient gate drive strength for fast turn-on of high-Qg devices including 650 V SiC MOSFETs and trench IGBTs |
| AEC-Q100 qualified | Validated for automotive use with zero-defect manufacturing flow, PPAP support, and IMDS/CAMDS compliance |
Applications
| On-Board Charger (OBC) | Traction Inverter |
|---|---|
Use Scenario: Isolated gate driving for bidirectional AC/DC and DC/DC conversion stages in EV OBC modules. IC Role / Device Role / Timing Role: Dual-channel driver controls active rectifier and boost PFC switches with independent timing and fail-safe shutdown. Use Value: 4 A drive capability reduces gate resistor count; 2.5 kVRMS isolation meets reinforced insulation requirements for 400 V battery systems. | Use Scenario: Driving high-side and low-side IGBTs/SiC MOSFETs in 3-phase inverter legs for BEV traction motors. IC Role / Device Role / Timing Role: Independent VIA/VIB control enables precise phase-shifted PWM without inter-channel delay skew. Use Value: ≤30 ns propagation delay minimizes timing uncertainty across temperature; AEC-Q100 qualification ensures reliability in harsh drivetrain environments. |
| Battery Management System (BMS) | Industrial Motor Drive |
Use Scenario: Isolated control of pre-charge, contactor, and cell-balancing FETs in high-voltage battery packs. IC Role / Device Role / Timing Role: Dual driver manages redundant safety paths - one channel for main contactor, second for pre-charge switch. Use Value: EN pin allows centralized fault response; fail-safe low behavior prevents unintended contactor closure during MCU reset or brownout. | Use Scenario: Gate driving for multi-level topologies (e.g., three-level NPC) requiring isolated, independently controlled switches. IC Role / Device Role / Timing Role: Provides two fully isolated, high-current outputs per module - scalable to 6-switch configurations without additional isolators. Use Value: NB SOIC-16 footprint simplifies PCB layout vs. discrete opto+driver solutions; 125 kV/µs CMTI suppresses noise in noisy factory EMI environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si823H5AB-IS1 | Industrial-grade variant; identical electrical specs and pinout, but not AEC-Q100 qualified or PPAP-supported | Lacks automotive documentation (IMDS/CAMDS) and zero-defect process controls; unsuitable for OEM automotive programs | Select SI823H5AB-AS1 for production automotive designs requiring full automotive traceability and qualification. |
| UCC5390SCDR | Texas Instruments dual-channel isolator with 4 A drive, 3.75 kVRMS, but uses capacitive isolation and lacks EN pin - relies on /RESET | No integrated enable function; requires external logic for system-level fault shutdown; different UVLO thresholds (5.5 V) | Choose SI823H5AB-AS1 when EN-controlled fail-safe behavior and AEC-Q100 compliance are mandatory. |
Compared with Si823H5AB-IS1 and UCC5390SCDR, SI823H5AB-AS1 uniquely combines AEC-Q100 qualification, an active-low EN pin for deterministic fault response, and Skyworks' RF-based isolation for superior CMTI stability - making it optimal for safety-critical automotive power stages where documentation, process rigor, and noise immunity are non-negotiable.
Availability
SI823H5AB-AS1 is available at Aetrix Electronics and suitable for on-board chargers, traction inverters, and battery management systems requiring stable component supply with automotive-grade traceability and long-term lifecycle support.
Supply support for SI823H5AB-AS1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and precision timing technologies.
The Si823Hx family was designed specifically for high-reliability isolated gate driving in automotive and industrial power conversion, emphasizing robustness, fail-safe behavior, and AEC-Q100-compliant manufacturing.
FAQ
What is the isolation voltage rating of the SI823H5AB-AS1?
The SI823H5AB-AS1 has a certified isolation rating of 2.5 kVRMS for 1 minute per UL 1577 and IEC 62368-1 standards. This reinforced insulation rating applies to the NB SOIC-16 package and is validated across temperature and lifetime - critical for functional safety in 400 V automotive systems. It does not support the higher 5 kVRMS rating found in SSO-8 variants like Si823H9AD-AS4.
Does the SI823H5AB-AS1 support programmable dead time?
No, the SI823H5AB-AS1 does not support programmable dead time. Dead time functionality is exclusive to HS/LS (e.g., Si823H1xx-AS1) and PWM-input (e.g., Si823H4xx-AS1) variants. The SI823H5AB-AS1 provides two fully independent channels (VIA/VIB → VOA/VOB) with no inter-channel timing coordination - requiring external dead time generation in the controller.
What is the purpose of the EN pin on the SI823H5AB-AS1?
The EN pin on the SI823H5AB-AS1 is an active-low enable input that forces both VOA and VOB outputs low regardless of VIA/VIB states. It features a 100 kΩ internal pull-down resistor and remains inactive if VDDI is below UVLO. This provides deterministic system-level fault shutdown - essential for ISO 26262 ASIL-B/C automotive architectures where safe state activation must be hardware-governed.
Can the SI823H5AB-AS1 drive SiC MOSFETs effectively?
Yes, the SI823H5AB-AS1 can effectively drive SiC MOSFETs. Its 4.0 A peak sink/source output current, ≤30 ns propagation delay, and high CMTI (>125 kV/µs) meet the demanding gate drive requirements of 650 V SiC devices. The output booster architecture enhances Miller plateau region current delivery, enabling fast turn-on while maintaining robust noise immunity in high-dV/dt switching environments.
Is the SI823H5AB-AS1 pin-compatible with other Si823Hx variants in NB SOIC-16?
Yes, all Si823Hx variants in the NB SOIC-16 package - including SI823H5AB-AS1, SI823H1AB-AS1, and SI823H4AB-AS1 - share identical pinouts and footprints. However, functional differences exist: SI823H5AB-AS1 has dual independent inputs (VIA/VIB) and no dead time, while SI823H1AB-AS1 is HS/LS with dead time, and SI823H4AB-AS1 is PWM-input with dead time. Electrical compatibility requires verifying UVLO, EN/DIS, and feature configuration per ordering guide.
SI823H5AB-AS1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 125kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 30ns, 30ns
- Pulse Width Distortion (Max):
- 5ns
- Rise / Fall Time (Typ):
- 12ns, 12ns (Max)
- Current - Output High, Low:
- 4A, 4A
- Current - Peak Output:
- 6A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 5.5V ~ 30V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
- Approval Agency:
- CQC, CSA, UL, VDE
SI823H5AB-AS1 FAQ
1.How can I place an order for SI823H5AB-AS1 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI823H5AB-AS1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI823H5AB-AS1 reliable?
The price and inventory of SI823H5AB-AS1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI823H5AB-AS1 is usually 5 days.
3.What payment methods are accepted for SI823H5AB-AS1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI823H5AB-AS1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI823H5AB-AS1?
SI823H5AB-AS1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI823H5AB-AS1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI823H5AB-AS1?
For technical support, including SI823H5AB-AS1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI823H5AB-AS1 requirements.
6.How does Aetrix verify that SI823H5AB-AS1 is sourced from the original manufacturer or authorized distributors?
All SI823H5AB-AS1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI823H5AB-AS1 meets industry standards.
7.What is the process for return or replacement of SI823H5AB-AS1?
All SI823H5AB-AS1 units undergo pre-shipment inspection (PSI). If there is an issue with SI823H5AB-AS1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI823H5AB-AS1 part is unused and in its original packaging.
Return procedure for SI823H5AB-AS1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI823H5AB-AS1 Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
