Skyworks Solutions Inc. SI823H7BD-IS3
- Part No.:
- SI823H7BD-IS3
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 14-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI823H7BD-IS3.pdf
- Description:
- DGTL ISO 5KV 2CH GATE DVR 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,491
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI823H7BD-IS3 from Skyworks is a dual-channel isolated gate driver with independent input control (VIA/VIB), 4.0 A peak sink/source output drive, 8 V UVLO threshold, EN enable functionality, and delayed startup time (1 ms typical). It features silicon-based isolation rated at 5 kVRMS for 1 minute and operates across –40 °C to +125 °C. This device is used to drive high-side and low-side power MOSFETs or IGBTs in industrial inverters and on-board chargers.
For engineers reviewing the SI823H7BD-IS3 datasheet, SI823H7BD-IS3 pinout, SI823H7BD-IS3 application, or SI823H7BD-IS3 equivalent, key selection criteria include its dual independent input architecture, 5 kVRMS reinforced isolation per UL/IEC/VDE standards, 4 A symmetric drive capability, fail-safe default-low behavior during input-side power loss, and 1 ms monotonic delayed startup timing for safe system initialization.
Technical Context
The SI823H7BD-IS3 implements RF-based on/off keying modulation across a proprietary silicon isolation barrier, delivering high CMTI (>125 kV/µs) and low propagation delay (≤30 ns). Its dual-channel architecture supports independent VIA/VIB logic inputs with EN-controlled enable/disable, and includes built-in thermal shutdown (>150 °C) and output undervoltage lockout (UVLO = 8 V).
This variant provides delayed startup (tSTART_SAFE = 1 ms typical) - a monotonic initialization sequence ensuring outputs remain low until input supply stabilizes - and features fail-safe operation: both outputs default low if VDDI is unpowered. It does not support programmable dead time or deglitch filtering, as confirmed by Table 1.1 (no DT or Deglitch entries for this OPN).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5 kVRMS for 1 minute (UL 1577, VDE, IEC 62368-1 reinforced insulation) |
| Output Drive | 4.0 A peak sink/source - sufficient to rapidly charge/discharge gate capacitance of high-power MOSFETs/IGBTs |
| UVLO Threshold | 8 V - ensures stable output switching only when driver-side supply (VDDA/VDDB) is within safe operating range |
| Startup Behavior | Delayed startup time = 1 ms typical - guarantees monotonic, glitch-free output transition after VDDI valid |
| Operating Temp | –40 °C to +125 °C - qualified for industrial and automotive-grade environments per AEC-Q100 |
| Input Logic | VIA/VIB high-true TTL-compatible - enables direct interface with microcontrollers and PWM controllers without level-shifting |
| Fail-Safe Mode | Outputs default low when VDDI is unpowered - prevents unintended power switch turn-on during brownout or power-up |
Pinout & Package
SI823H7BD-IS3 is housed in a WB SOIC-14 package (wide-body, 14-pin, RoHS-compliant, 260 °C reflow compatible). Pin functions are defined per Skyworks' official pin description table (Section 6, Si823Hx Data Sheet Rev. 206414A).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Channel A input | High-true TTL logic input controlling VOA; referenced to VDDI |
| VIB | Channel B input | High-true TTL logic input controlling VOB; referenced to VDDI |
| EN | Enable control | Active-high enable: drives both outputs low when pulled low; internal 100 kΩ pull-down |
| VDDI | Input-side supply | 3.0–5.5 V logic supply; powers input circuitry and isolation transmitter |
| GNDI | Input-side ground | Reference for VIA, VIB, EN, and VDDI; galvanically isolated from output side |
| VDDA | Output A supply | 5.5–30 V supply for high-side or low-side driver A; sets VO+ rail |
| VOA | Output A | Push-pull output capable of 4 A sink/source; defaults low if VDDI or VDDA lost |
| GND | Output common ground | Reference for VDDA, VDDB, VOA, VOB; tied to power stage source/emitter |
| VDDB | Output B supply | 5.5–30 V supply for driver B; independent of VDDA for split-rail configurations |
| VOB | Output B | Push-pull output with identical 4 A rating; synchronized but independently controlled |
| NC | No connect | Internally unused pins (pins 1, 13, 14); must be left floating or grounded per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent drivers | Separate VIA/VIB inputs allow asynchronous control of high-side and low-side switches without shared logic constraints |
| 5 kVRMS reinforced isolation | Enables safe operation in 1000 VDC bus systems with creepage/clearance compliant to IEC/VDE/UL safety standards |
| 4 A symmetric drive | Supports fast turn-on/turn-off of power devices up to 1200 V/100 A class with minimal Miller plateau dwell time |
| 1 ms delayed startup | Guarantees deterministic low-to-valid output transition, eliminating race conditions during MCU or PSU power sequencing |
| Fail-safe default-low | Prevents shoot-through or uncontrolled conduction during input-side power failure or reset events |
| AEC-Q100 qualified | Validated for automotive applications including on-board chargers and traction inverters under stress conditions per Grade 1 requirements |
Applications
| Industrial Inverters | Solar MPPT Converters |
|---|---|
Use Scenario: Driving complementary IGBT half-bridge in 3-phase motor drives for HVAC and industrial pumps. IC Role / Device Role / Timing Role: Dual-channel isolated gate driver providing independent, noise-immune control of high-side and low-side switches with precise timing coordination. Use Value: 5 kVRMS isolation and >125 kV/µs CMTI prevent false triggering in high-dv/dt motor drive environments; 4 A drive sustains fast switching at 20 kHz with low gate loss. | Use Scenario: Controlling synchronous rectifier MOSFETs in DC-DC boost stages of photovoltaic string inverters. IC Role / Device Role / Timing Role: Isolated dual driver enabling bidirectional gate control for efficiency-critical synchronous rectification with tight dead-time margins. Use Value: Delayed startup (1 ms) ensures clean enable sequence after PV input stabilization; fail-safe low default prevents short-circuit during cold-start voltage ramp. |
| On-Board Chargers (OBC) | Industrial UPS Systems |
Use Scenario: Gate driving of SiC MOSFETs in AC/DC PFC and DC/DC isolation stages of EV on-board chargers. IC Role / Device Role / Timing Role: Dual isolated driver delivering robust 4 A gate current to high-frequency SiC switches while maintaining reinforced insulation between primary and secondary sides. Use Value: AEC-Q100 qualification and –40 °C to +125 °C operation ensure reliability across vehicle thermal cycles; EN pin enables functional safety shutdown per ISO 26262 ASIL-B. | Use Scenario: Driving IGBT modules in double-conversion online UPS systems requiring high availability and fault tolerance. IC Role / Device Role / Timing Role: Fail-safe dual gate driver with independent UVLO monitoring per channel to maintain safe shutdown during partial power loss. Use Value: Default-low behavior on VDDI loss eliminates risk of uncontrolled inverter conduction during grid outage or battery switchover transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI823H7AD-IS3 | Same WB SOIC-14 package and dual VIA/VIB configuration, but 6 V UVLO threshold instead of 8 V | Better suited for lower-voltage gate drive rails (e.g., 8–12 V VDDA/VDDB) where earlier UVLO activation is desired | Select SI823H7AD-IS3 when system-level UVLO coordination requires earlier disable at ~6 V rather than 8 V |
| SI823H7CD-IS3 | Same package and configuration, but 12 V UVLO threshold; otherwise identical electrical and timing specs | Optimized for higher gate drive supplies (e.g., 15–20 V) where extended UVLO margin prevents premature shutdown during ripple | Choose SI823H7CD-IS3 for designs using ≥15 V output supplies where tighter UVLO hysteresis improves noise immunity |
Compared with SI823H7AD-IS3 and SI823H7CD-IS3, the SI823H7BD-IS3 provides an intermediate 8 V UVLO threshold - balancing early fault detection and ripple tolerance - making it optimal for 12 V gate drive systems in industrial OBC and UPS applications where supply stability is moderate.
Availability
SI823H7BD-IS3 is available at Aetrix Electronics and suitable for industrial inverters, on-board chargers, and uninterruptible power supplies requiring stable component supply, long-term lifecycle support, and automotive-grade traceability.
Supply support for SI823H7BD-IS3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and precision timing technologies.
The Si823Hx family was designed specifically for high-reliability isolated gate driving in high-power conversion systems, emphasizing robustness against EMI, thermal stress, and voltage transients in industrial and automotive environments.
FAQ
What is the isolation voltage rating of the SI823H7BD-IS3?
The SI823H7BD-IS3 has a certified reinforced isolation rating of 5 kVRMS for 1 minute, validated per UL 1577, VDE 0884-11, and IEC 62368-1 standards. This rating applies across the full operating temperature range (–40 °C to +125 °C) and supports working voltages up to 1500 VDC peak between driver channels. The isolation barrier uses Skyworks' proprietary silicon technology, not optocouplers or capacitive coupling.
Does the SI823H7BD-IS3 support programmable dead time?
No, the SI823H7BD-IS3 does not support programmable dead time. Per Table 1.1 in the Si823Hx Data Sheet, this part number is listed with "N/A" under the Dead Time Setting column. Only HS/LS and PWM variants (e.g., SI823H1xx, SI823H4xx) include dead time programmability. SI823H7BD-IS3 is a dual independent-input driver intended for asynchronous or externally timed switching topologies.
What is the purpose of the delayed startup time in the SI823H7BD-IS3?
The SI823H7BD-IS3 features a guaranteed 1 ms typical delayed startup time (tSTART_SAFE) from valid VDDI to stable VOA/VOB output. This ensures monotonic, glitch-free initialization - critical for systems where MCU firmware or power supply sequencing must complete before gate signals become active. It prevents transient-induced misfiring during brown-in conditions and supports functional safety requirements in automotive OBC designs.
How does the EN pin function on the SI823H7BD-IS3?
The EN pin on the SI823H7BD-IS3 is an active-high enable input with an internal 100 kΩ pull-down resistor. When pulled high, it enables normal operation of both VOA and VOB. When pulled low, it forces both outputs low within tSD (shutdown time) regardless of VIA/VIB states. EN has no effect if VDDI is below UVLO (8 V), preserving fail-safe behavior. This pin supports system-level safety shutdown per ISO 26262 requirements.
Is the SI823H7BD-IS3 qualified for automotive applications?
Yes, the SI823H7BD-IS3 is automotive-grade qualified. Its automotive counterpart SI823H7BD-AS3 is AEC-Q100 Grade 1 qualified (–40 °C to +125 °C), manufactured with automotive-specific process flows, and supported with AIAG-compliant PPAP documentation, IMDS/CAMDS listings, and zero-defect methodology. Industrial-grade SI823H7BD-IS3 shares identical electrical specs and construction, differing only in certification scope and traceability.
SI823H7BD-IS3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si823Hx
- Package/Case:
- 14-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 125kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 30ns, 30ns
- Pulse Width Distortion (Max):
- 5ns
- Rise / Fall Time (Typ):
- 12ns, 12ns (Max)
- Current - Output High, Low:
- 4A, 4A
- Current - Peak Output:
- 6A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 5.5V ~ 30V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
- Approval Agency:
- CQC, CSA, UL, VDE
SI823H7BD-IS3 FAQ
1.How can I place an order for SI823H7BD-IS3 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI823H7BD-IS3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI823H7BD-IS3 reliable?
The price and inventory of SI823H7BD-IS3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI823H7BD-IS3 is usually 5 days.
3.What payment methods are accepted for SI823H7BD-IS3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI823H7BD-IS3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI823H7BD-IS3?
SI823H7BD-IS3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI823H7BD-IS3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI823H7BD-IS3?
For technical support, including SI823H7BD-IS3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI823H7BD-IS3 requirements.
6.How does Aetrix verify that SI823H7BD-IS3 is sourced from the original manufacturer or authorized distributors?
All SI823H7BD-IS3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI823H7BD-IS3 meets industry standards.
7.What is the process for return or replacement of SI823H7BD-IS3?
All SI823H7BD-IS3 units undergo pre-shipment inspection (PSI). If there is an issue with SI823H7BD-IS3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI823H7BD-IS3 part is unused and in its original packaging.
Return procedure for SI823H7BD-IS3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI823H7BD-IS3 Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

