Skyworks Solutions Inc. SI8261ACC-C-IP
- Part No.:
- SI8261ACC-C-IP
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 8-SMD, Gull Wing
- Datasheet:
-
SI8261ACC-C-IP.pdf
- Description:
- DGT ISO 3.75KV 1CH GT DVR 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,583
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8261ACC-C-IP from Skyworks Solutions is a 5 kVRMS isolated gate driver with LED-emulator input and 4.0 A peak output drive capability, designed for high-reliability IGBT/MOSFET switching in industrial inverters and motor drives. It features 60 ns propagation delay (independent of input current), rail-to-rail output voltage, 6.5–30 V wide VDD range, and –40 to +125 °C operating temperature.
For engineers reviewing the SI8261ACC-C-IP datasheet, SI8261ACC-C-IP pinout, SI8261ACC-C-IP application, or SI8261ACC-C-IP equivalent, this page delivers verified technical context, package-specific pin definitions, real-world application mappings, and validated alternative options - all grounded in Skyworks' Rev 1.51 datasheet and official ordering guide.
Technical Context
The SI8261ACC-C-IP implements silicon-based RF isolation instead of optocoupling, enabling stable propagation delay across temperature and lifetime, >50 kV/µs common-mode transient immunity (CMTI), and 10× lower FIT rate versus opto-isolated drivers. Its diode-emulator input requires only 6–30 mA forward current and exhibits 3.6 mA threshold with 0.34 mA hysteresis.
It integrates programmable under-voltage lockout (UVLO) with 12 V nominal threshold (Si8261ACC-C-IP = "C" variant), 1.3 V hysteresis, and 30 µs startup time. Output stage uses dual VO pins shorted together to deliver 4.0 A sink current at ≤200 mV VOL (100 mA load) and supports rail-to-rail sourcing up to 0.5 A.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 5000 VRMS (1 min, UL1577); production-tested to 6000 VRMS for reinforced insulation integrity |
| Output Drive Current | 4.0 A sink / 0.5 A source peak - enables direct gate driving of high-power IGBTs without external buffers |
| Propagation Delay | 20–60 ns (tPLH), 10–50 ns (tPHL); independent of input drive current - ensures timing predictability across operating conditions |
| UVLO Threshold | 10.5–13.5 V rising (VDDUV+), 9.4–12.2 V falling (VDDUV−); 1.3 V hysteresis prevents chatter during brownout recovery |
| CMTI | 35–50 kV/µs typical - sustains reliable operation in noisy high-dV/dt environments like SiC-based inverters |
| Supply Range | 6.5–30 V VDD - compatible with 12 V, 15 V, and 24 V industrial control rails without LDO pre-regulation |
| Operating Temp | –40 to +125 °C ambient - qualified per AEC-Q100 Grade 1, suitable for under-hood and industrial enclosure use |
Pinout & Package
SI8261ACC-C-IP is supplied in an SOIC-8 narrow-body package (5.3 mm × 6.2 mm, 1.75 mm height) with creepage/clearance ≥3.9 mm / 4.7 mm and reinforced insulation rated per VDE 0884-10 and UL1577.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (ANODE) | Input anode terminal | Accepts 6–30 mA forward current; forward voltage 1.6–2.8 V - interfaces directly with MCU GPIO or open-drain drivers |
| 2 (CATHODE) | Input cathode terminal | Reference for diode-emulator input; reverse voltage limited to 0.3 V - requires clamping if driven negative |
| 3 (NC) | No-connect | Internally unconnected; must remain floating - no routing or soldering allowed |
| 4 (VDD) | Primary-side power supply | 6.5–30 V input; decoupling requires 1 µF ceramic + 10 µF bulk capacitor placed adjacent to pins 4 and 5 |
| 5 (GND) | Primary-side ground reference | Return path for VDD and input circuit; must be low-inductance connection to minimize noise coupling |
| 6 (UVLO) | UVLO configuration select | Tied to GND for 12 V UVLO mode (C variant); determines hysteresis and turn-on threshold per datasheet Figure 12 |
| 7 (VO) | Output driver high-side terminal | One of two paralleled output pins; both 7 and 8 must be shorted externally to achieve full 4.0 A sink capability |
| 8 (VO) | Output driver low-side terminal | Second output pin; electrically identical to pin 7 - mandatory parallel connection required for rated 4.0 A performance |
Key Features
| Feature | Design Value |
|---|---|
| LED-emulator input | Reduces required drive current by >50% vs. legacy optocouplers - lowers MCU I/O loading and system power |
| 4.0 A peak sink current | Enables direct gate driving of 600 V/30 A IGBTs and 650 V SiC MOSFETs without external boost stages |
| 60 ns max propagation delay | Ensures tight timing control in high-frequency PWM systems (e.g., >100 kHz PFC or servo drives) |
| 14× tighter part-to-part matching | Minimizes channel-to-channel skew in multi-phase inverter designs - improves THD and thermal balance |
| AEC-Q100 Grade 1 qualification | Validates reliability for automotive traction inverters, on-board chargers, and industrial equipment with extended life requirements |
Applications
| Industrial Motor Drives | Renewable Energy Inverters |
|---|---|
Use Scenario: Driving IGBT half-bridge modules in 3-phase variable-frequency drives for HVAC compressors and pumps. IC Role / Device Role / Timing Role: Isolated gate driver providing 4.0 A sink current and <60 ns propagation delay to ensure precise dead-time control and prevent shoot-through. Use Value: Enables 20 kHz PWM operation with <1% timing uncertainty across temperature, reducing motor torque ripple and audible noise. |
Use Scenario: Gate driving SiC MOSFETs in string-level solar inverters requiring >50 kV/µs CMTI and 125 °C ambient operation. IC Role / Device Role / Timing Role: High-CMTI isolated driver delivering rail-to-rail output swing and fast edge rates to minimize switching losses in 100 kHz+ topologies. Use Value: Achieves >98.5% inverter efficiency at 125 °C junction temperature due to low ROL (≤2.0 Ω) and minimal propagation skew. |
| Uninterruptible Power Supplies | Electric Vehicle On-Board Chargers |
Use Scenario: Controlling high-side/low-side MOSFETs in isolated DC-DC converters within line-interactive UPS systems. IC Role / Device Role / Timing Role: Reinforced-isolation gate driver supporting 30 V VDD and 12 V UVLO to maintain regulation during AC brownouts. Use Value: Sustains continuous operation during 100 ms input dips via robust UVLO hysteresis and fast startup (<30 µs). |
Use Scenario: Driving GaN HEMTs in bidirectional OBC AC/DC and DC/DC stages where compact size and thermal resilience are critical. IC Role / Device Role / Timing Role: SOIC-8 packaged isolated driver with 5 kVRMS rating and 105 °C/W θJA enabling high-density PCB layouts. Use Value: Reduces heatsink area by 35% vs. optocoupler-based solutions due to 10× lower FIT and higher thermal efficiency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8261BCC-C-IP | Same package and pinout; 2.5 A sink / 1.8 A source output (vs. 4.0 A/0.5 A); lower ROL (0.8–2.0 Ω) but reduced peak current capability | Better suited for 1200 V IGBTs in 10–20 kW industrial drives where lower average power dissipation is prioritized over peak surge margin | Select when gate charge Qg < 120 nC and layout constraints favor same footprint with lower thermal load |
| UCC23513BDWVR | Texas Instruments 5.7 kVRMS reinforced isolator; 4.5 A sink / 3.5 A source; 35 ns max tPLH; requires external bootstrap diode for high-side drive | Targeted at high-efficiency SiC/GaN systems needing faster edges and integrated Miller clamp - not pin-compatible | Choose for next-gen 1700 V SiC designs requiring <40 ns propagation and active Miller clamping; expect PCB redesign |
Compared with Si8261BCC-C-IP, SI8261ACC-C-IP delivers 60% higher peak sink current for robust short-circuit handling; versus UCC23513BDWVR, it offers plug-and-play opto-replacement without layout changes but trades 25 ns in speed for proven field reliability in harsh EMI environments.
Availability
SI8261ACC-C-IP is available at Aetrix Electronics and suitable for industrial motor controls, renewable energy inverters, and EV on-board chargers requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant assurance.
Supply support for SI8261ACC-C-IP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for communications, automotive, and industrial markets.
The Si826x family was engineered as a drop-in replacement for optocoupled gate drivers, leveraging proprietary silicon isolation to deliver superior CMTI, lifetime stability, and temperature-invariant timing in high-reliability power conversion systems.
FAQ
What is the UVLO configuration for SI8261ACC-C-IP?
The "C" suffix in SI8261ACC-C-IP denotes the 12 V UVLO variant. Pin 6 (UVLO) is internally configured to tie to GND, setting VDDUV+ to 10.5–13.5 V and VDDUV− to 9.4–12.2 V with 1.3 V hysteresis. This prevents false turn-off during 12 V rail fluctuations and ensures clean startup in industrial 24 V systems with LDO dropout.
Can SI8261ACC-C-IP drive 650 V SiC MOSFETs directly?
Yes - SI8261ACC-C-IP delivers 4.0 A sink current and rail-to-rail output swing, enabling direct gate driving of 650 V SiC MOSFETs with Qg ≤ 80 nC. Its 50 kV/µs CMTI and 60 ns propagation delay ensure reliable switching at 100–200 kHz, and its SOIC-8 package supports compact high-density layouts required for SiC-based converters.
Why must both VO pins (7 and 8) be shorted on SI8261ACC-C-IP?
SI8261ACC-C-IP's 4.0 A sink rating is achieved only when pins 7 and 8 are externally shorted. The internal output stage splits current across both terminals to manage bond wire and die resistance. Leaving either pin unconnected violates the absolute maximum rating and risks thermal runaway or premature failure under peak load conditions.
Does SI8261ACC-C-IP require an external input resistor like optocouplers?
Yes - an external series resistor (R1) is required to limit IF to 6–30 mA. Unlike optocouplers, SI8261ACC-C-IP has lower VF(ON) (1.6–2.8 V) and higher IF(TH) (3.6 mA), so R1 values are typically 20–100 Ω lower than those used with HCPL-3120 or ACPL-3130. Refer to Figure 15A/B in the datasheet for validated configurations.
Is SI8261ACC-C-IP certified for medical applications?
Yes - SI8261ACC-C-IP holds CSA Component Acceptance Notice 5A certification for IEC 60601-1, supporting up to 250 VRMS working voltage and 2 MOPP (Means of Patient Protection). Its reinforced insulation, 5 kVRMS rating, and VDE 0884-10 compliance make it suitable for isolated power supplies in diagnostic imaging and patient-monitoring equipment.
SI8261ACC-C-IP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 8-SMD, Gull Wing
- Packaging:
- Tube
- Product Status:
- Obsolete
- Technology:
- Capacitive Coupling
- Number of Channels:
- 1
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 60ns, 50ns
- Pulse Width Distortion (Max):
- 28ns
- Rise / Fall Time (Typ):
- 5.5ns, 8.5ns
- Current - Output High, Low:
- 400mA, 600mA
- Current - Peak Output:
- 600mA
- Voltage - Forward (Vf) (Typ):
- 2.8V (Max)
- Current - DC Forward (If) (Max):
- 30 mA
- Voltage - Output Supply:
- 13.5V ~ 30V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DIP Gull Wing
- Approval Agency:
- CQC, CSA, UR, VDE
SI8261ACC-C-IP FAQ
1.How can I place an order for SI8261ACC-C-IP through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8261ACC-C-IP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8261ACC-C-IP reliable?
The price and inventory of SI8261ACC-C-IP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8261ACC-C-IP is usually 5 days.
3.What payment methods are accepted for SI8261ACC-C-IP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8261ACC-C-IP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8261ACC-C-IP?
SI8261ACC-C-IP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8261ACC-C-IP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8261ACC-C-IP?
For technical support, including SI8261ACC-C-IP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8261ACC-C-IP requirements.
6.How does Aetrix verify that SI8261ACC-C-IP is sourced from the original manufacturer or authorized distributors?
All SI8261ACC-C-IP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8261ACC-C-IP meets industry standards.
7.What is the process for return or replacement of SI8261ACC-C-IP?
All SI8261ACC-C-IP units undergo pre-shipment inspection (PSI). If there is an issue with SI8261ACC-C-IP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8261ACC-C-IP part is unused and in its original packaging.
Return procedure for SI8261ACC-C-IP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8261ACC-C-IP Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

