Skyworks Solutions Inc. SI8273ABD-AS1R
- Part No.:
- SI8273ABD-AS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI8273ABD-AS1R.pdf
- Description:
- DGTL ISO 2.5KV 2CH GT DVR 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,116
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8273ABD-AS1R from Skyworks Solutions is a dual-channel isolated gate driver with high-side/low-side configuration, 4 A peak output current per channel, 60 ns max propagation delay, and 200 kV/µs common-mode transient immunity (CMTI). It drives SiC/GaN/MOSFET/IGBT half-bridge power stages in automotive traction inverters and industrial solar inverters.
For engineers reviewing the SI8273ABD-AS1R datasheet, SI8273ABD-AS1R pinout, SI8273ABD-AS1R application, or SI8273ABD-AS1R equivalent, key selection criteria include overlap protection logic, dual independent digital inputs (VIA/VIB), separate VDDA/VDDB supplies, UVLO fault shutdown behavior, and SOIC-16 package compatibility with creepage/clearance requirements for 1500 V DC systems.
Technical Context
The SI8273ABD-AS1R implements two independent RF-modulated isolation channels with semiconductor-based barriers, each supporting up to 2.5 kVRMS withstand voltage per UL1577. Its input side operates at 2.5–5.5 V (TTL-compatible with >400 mV hysteresis), while driver outputs support 4.2–30 V supplies referenced to GNDA and GNDB respectively.
It features hardware-enforced overlap protection to prevent shoot-through during simultaneous high states on VIA and VIB, plus dedicated EN pin that forces both VOA and VOB low within tSD ≤ 100 ns. Each channel includes independent undervoltage lockout (UVLO) monitoring on VDDA and VDDB, with automatic low-state default when either supply falls below threshold.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Output Current | 4.0 A per channel - sufficient to drive high-Qg SiC FETs (e.g., 100 nC gate charge) at ≥100 kHz switching frequencies without external buffers |
| Propagation Delay | 60 ns max - enables precise timing control in high-frequency motor drives and Class D amplifiers with <1 ns channel-to-channel skew |
| CMTI | 200 kV/µs - maintains signal integrity in noisy 1500 V DC bus environments such as solar inverters and EV traction systems |
| Supply Range | VDDI: 2.5–5.5 V; VDDA/VDDB: 4.2–30 V - supports direct interfacing with 3.3 V/5 V microcontrollers and flexible gate biasing for SiC (15–20 V) or IGBT (15 V) |
| Operating Temperature | –40 °C to +125 °C - qualified for under-hood automotive applications and industrial ambient conditions without derating |
| Isolation Rating | 2.5 kVRMS UL1577 - meets basic insulation requirements per VDE 60747-17 and CSA 62368-1 for functional safety in power conversion |
| Output RDS(on) | ROH = 2.7 Ω, ROL = 1.0 Ω - ensures fast turn-on/turn-off with minimal conduction loss in high-current gate drive paths |
Pinout & Package
SI8273ABD-AS1R is housed in a 16-pin SOIC package with wide-body creepage (≥8.0 mm) and reinforced isolation barrier. Pin assignments follow the Si8273 family layout with dedicated input-side (VIA, VIB, VDDI, GNDI, EN) and driver-side (VOA, VDDA, GNDA, VOB, VDDB, GNDB) terminals.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VIA | Digital control input for Channel A - TTL-compatible, high-true logic; drives VOA high when asserted |
| 2 | VIB | Digital control input for Channel B - independent of VIA; enables complementary half-bridge operation |
| 3, 8 | VDDI | Input-side power supply - powers isolation transmitter and logic; must be decoupled with 0.1 µF + 1 µF near pins |
| 4 | GNDI | Input-side ground reference - forms isolation barrier boundary; requires separate plane from GNDA/GNDB |
| 5 | EN | Enable control - active-high; forces VOA/VOB low within 100 ns when deasserted; no effect if VDDI is in UVLO |
| 9, 11 | GNDB | Driver-side ground for Channel B - isolated reference for VOB and VDDB; must not share plane with GNDA |
| 10 | VOB | Gate drive output for Channel B - push-pull structure with 4 A sink/source capability; connects directly to low-side FET gate |
| 14 | GNDA | Driver-side ground for Channel A - isolated reference for VOA and VDDA; enables floating high-side drive via bootstrap |
| 15 | VOA | Gate drive output for Channel A - push-pull structure optimized for high-side switching in half-bridge topologies |
| 16 | VDDA | Driver-side supply for Channel A - powers high-side output stage; typically tied to bootstrap capacitor voltage |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Overlap Protection | Prevents simultaneous high states on VOA and VOB - eliminates need for external dead-time logic or MCU-based timing guard bands |
| Independent UVLO Monitoring | Separate thresholds on VDDI, VDDA, and VDDB - ensures safe shutdown if any supply drops below operating range, preventing partial drive failure |
| Separate Pull-Up/Pull-Down Outputs | Asymmetric drive strength (ROH = 2.7 Ω, ROL = 1.0 Ω) - allows independent optimization of turn-on vs. turn-off slew rates for EMI reduction |
| AEC-Q100 Qualified | Grade 1 temperature range (–40 °C to +125 °C) with PPAP documentation support - meets automotive OEM requirements for onboard chargers and traction inverters |
| RF-Based Isolation | Silicon-die isolation barrier with 2.5 kVRMS rating - delivers higher reliability and longer service life than optocoupled alternatives in high-vibration environments |
Applications
| Automotive Traction Inverter | Solar Power Inverter |
|---|---|
|
Use Scenario: Driving parallel SiC MOSFETs in a 3-phase inverter for battery electric vehicle (BEV) motor control, operating at 800 V DC bus and 20 kHz PWM frequency. IC Role / Device Role / Timing Role: High-side/low-side gate driver providing isolated, synchronized switching with overlap protection to prevent shoot-through during rapid transients. Use Value: 200 kV/µs CMTI ensures reliable operation despite dV/dt spikes exceeding 100 kV/µs on the DC link; 4 A peak current enables direct drive of 1200 V/100 A SiC modules without external buffers. |
Use Scenario: Controlling IGBT half-bridges in a 1500 V DC string inverter for utility-scale photovoltaic farms, requiring long-term reliability under outdoor thermal cycling. IC Role / Device Role / Timing Role: Dual isolated driver delivering precise timing control between high-side and low-side switches in NPC and T-type topologies. Use Value: –40 °C to +125 °C operation supports uncooled mounting in rooftop enclosures; 2.5 kVRMS isolation meets IEC 62109 safety requirements for PV system interconnection. |
| Industrial Motor Drive | High-Power Class D Amplifier |
|
Use Scenario: Gate driving 650 V GaN HEMTs in a servo drive for robotics, where compact size and low jitter are critical for torque ripple minimization. IC Role / Device Role / Timing Role: Dual-channel isolated driver enabling space-constrained PCB layouts with integrated overlap protection and fast propagation (<60 ns). Use Value: 200 ps p-p jitter preserves PWM fidelity at 500 kHz carrier frequencies; SOIC-16 footprint allows drop-in replacement of legacy optocoupler-based solutions. |
Use Scenario: Driving paralleled MOSFETs in a 5 kW audio amplifier output stage, where EMI suppression and thermal stability are essential for THD <0.01%. IC Role / Device Role / Timing Role: High-speed isolated gate driver managing complementary switching with matched propagation delay across channels. Use Value: Asymmetric RDS(on) (2.7 Ω/1.0 Ω) permits independent tuning of rise/fall times to reduce switching noise; 125 °C junction rating supports convection-cooled designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated dual-channel gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8273AD-AS1R | Same pinout and electrical specs, but lacks AEC-Q100 qualification and automotive PPAP support | Targeted at industrial UPS and motor drives where automotive-grade reliability is not required | Select SI8273ABD-AS1R for automotive programs needing AIAG-compliant documentation and IMDS/CAMDS reporting |
| UCC5390SCD | TI part with 5 A peak output, 45 ns propagation, but only 100 kV/µs CMTI and no overlap protection logic | Requires external dead-time circuitry and additional filtering for high-noise 1500 V DC applications | Choose SI8273ABD-AS1R when system-level shoot-through prevention and superior noise immunity are mandatory |
Compared with Si8273AD-AS1R, SI8273ABD-AS1R adds automotive qualification without sacrificing performance; versus UCC5390SCD, it delivers higher CMTI and built-in overlap protection-reducing design complexity and improving robustness in high-reliability power systems.
Availability
SI8273ABD-AS1R is available at Aetrix Electronics and suitable for automotive traction inverters, solar power inverters, and industrial motor drives requiring stable component supply across multi-year production cycles.
Supply support for SI8273ABD-AS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for high-performance power systems.
The Si827x product line was designed specifically for isolated gate driving in next-generation power converters using wide-bandgap semiconductors, emphasizing reliability, timing precision, and noise immunity in harsh electrical environments.
FAQ
What is the maximum allowable dV/dt stress on SI8273ABD-AS1R without causing misoperation?
The SI8273ABD-AS1R guarantees correct operation under common-mode transients up to 200 kV/µs, as verified per IEC 61000-4-4 testing. This specification applies across its full operating temperature range (–40 °C to +125 °C) and supply voltages (VDDI = 2.5–5.5 V, VDDA/VDDB = 4.2–30 V). The device uses RF modulation architecture to reject fast edge-induced coupling, making it suitable for 1500 V DC bus applications where dV/dt exceeds 100 kV/µs during switching events. SI8273ABD-AS1R maintains this immunity without external filtering components.
Does SI8273ABD-AS1R support bootstrap high-side drive configurations?
Yes, SI8273ABD-AS1R supports bootstrap high-side drive through its separate GNDA and VDDA pins. When configured as a high-side/low-side pair, VOA connects to the gate of the high-side FET while GNDA serves as its local return path-enabling operation with floating bootstrap supplies up to 30 V. The device's independent UVLO monitoring on VDDA ensures safe shutdown if bootstrap voltage collapses, and its 4 A peak output current drives typical bootstrap gate charges (e.g., 50–100 nC) at 100+ kHz without external buffers. SI8273ABD-AS1R is validated in half-bridge circuits with 1500 V DC bus ratings.
How does the overlap protection function in SI8273ABD-AS1R respond when both VIA and VIB are driven high simultaneously?
When both VIA and VIB are high, SI8273ABD-AS1R forces VOA and VOB into a low state to prevent shoot-through-a hardware-level response independent of software or external logic. This condition is detected internally and resolved within 7 µs of the input transition, after which normal operation resumes. The overlap protection is implemented in the isolation barrier logic and does not rely on propagation delay matching. SI8273ABD-AS1R maintains this behavior across all supply voltages and temperatures, ensuring fail-safe operation in fault scenarios such as controller lockup or signal corruption.
What are the minimum and maximum values for the dead-time resistor if SI8273ABD-AS1R were used with programmable dead time?
SI8273ABD-AS1R does not include a DT (dead-time) pin and therefore does not support programmable dead time. That feature is exclusive to the Si8274 series (e.g., SI8274ABD-AS1R), which has a dedicated DT pin and internal dead-time generator. SI8273ABD-AS1R provides fixed hardware overlap protection instead-eliminating shoot-through risk without requiring external resistors or timing calibration. For designs needing adjustable dead time, SI8273ABD-AS1R must be replaced with a Si8274 variant; the two families are not pin-compatible.
Is SI8273ABD-AS1R compatible with 3.3 V microcontroller logic levels?
Yes, SI8273ABD-AS1R accepts 3.3 V logic inputs on VIA and VIB because its input threshold is TTL-compatible with >400 mV hysteresis and operates over VDDI = 2.5–5.5 V. At VDDI = 3.3 V, the VIH threshold is ~2.0 V and VIL is ~0.8 V, ensuring robust recognition of standard 3.3 V CMOS outputs. No level-shifting circuitry is required. SI8273ABD-AS1R also supports 5 V controllers and maintains full timing specifications (60 ns max propagation, 200 ps jitter) across the entire input supply range-making it interoperable with mixed-voltage control architectures.
SI8273ABD-AS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- SI827x
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- RF Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 200kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 75ns, 75ns
- Pulse Width Distortion (Max):
- 8ns
- Rise / Fall Time (Typ):
- 10.5ns, 13.3ns
- Current - Output High, Low:
- 1.8A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 4.2V ~ 30V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
- Approval Agency:
- CQC, CSA, UL, VDE
SI8273ABD-AS1R FAQ
1.How can I place an order for SI8273ABD-AS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8273ABD-AS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8273ABD-AS1R reliable?
The price and inventory of SI8273ABD-AS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8273ABD-AS1R is usually 5 days.
3.What payment methods are accepted for SI8273ABD-AS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8273ABD-AS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8273ABD-AS1R?
SI8273ABD-AS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8273ABD-AS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8273ABD-AS1R?
For technical support, including SI8273ABD-AS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8273ABD-AS1R requirements.
6.How does Aetrix verify that SI8273ABD-AS1R is sourced from the original manufacturer or authorized distributors?
All SI8273ABD-AS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8273ABD-AS1R meets industry standards.
7.What is the process for return or replacement of SI8273ABD-AS1R?
All SI8273ABD-AS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI8273ABD-AS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8273ABD-AS1R part is unused and in its original packaging.
Return procedure for SI8273ABD-AS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8273ABD-AS1R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
