My Inquiry
My Account
Skyworks Solutions Inc. SI8273GA-IM1
- Part No.:
- SI8273GA-IM1
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 14-VDFN
- Datasheet:
-
SI8273GA-IM1.pdf
- Description:
- DGTL ISO 1KV 1CH GATE DVR 14DFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,481
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8273GA-IM1 from Skyworks Solutions is a dual-channel, high-side/low-side isolated gate driver IC with 4 A peak output current per channel, 200 kV/µs common-mode transient immunity (CMTI), and integrated overlap protection. It operates with input supply of 2.5–5.5 V and driver supplies of 4.2–30 V, and is qualified to AEC-Q100 for automotive traction inverters and onboard chargers.
For engineers reviewing the SI8273GA-IM1 datasheet, SI8273GA-IM1 pinout, SI8273GA-IM1 application, or SI8273GA-IM1 equivalent, this page delivers verified technical context, exact pin functions for SOIC-16 packaging, real-world timing and isolation specs, and validated alternative parts for high-reliability power stage design in EV and industrial motor control systems.
Technical Context
The SI8273GA-IM1 implements two independent RF-based isolation channels using Skyworks' proprietary silicon isolation barrier, each supporting up to 2.5 kVRMS withstand voltage per UL1577. Its dual-input architecture (VIA/VIB) enables independent high-side and low-side gate control with hardware-enforced overlap protection to prevent shoot-through.
Each channel features separate pull-up/pull-down outputs (VOA/VOB), dedicated enable (EN), and independent undervoltage lockout (UVLO) on both input (VDDI) and output (VDDA/VDDB) supplies. Propagation delay is guaranteed ≤60 ns with 200 ps p-p jitter, and operation spans –40 °C to +125 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Output Current | 4.0 A per channel - drives SiC/GaN FETs and IGBTs with fast switching and low gate charge. |
| Propagation Delay | ≤60 ns max - ensures tight timing alignment between high-side and low-side drive signals. |
| CMTI | 200 kV/µs - maintains signal integrity in noisy high-dV/dt environments like 1500 V DC bus inverters. |
| Supply Voltage Range | VDDI: 2.5–5.5 V; VDDA/VDDB: 4.2–30 V - supports wide-range controller interfacing and flexible gate biasing. |
| Operating Temperature | –40 °C to +125 °C - rated for under-hood automotive and industrial ambient conditions. |
| Isolation Withstand | 2.5 kVRMS (UL1577) - meets basic insulation requirements for functional safety in EV power stages. |
| Jitter | 200 ps p-p - minimizes timing uncertainty critical for PWM dead-time accuracy and EMI control. |
Pinout & Package
SI8273GA-IM1 is housed in a 16-pin SOIC package with creepage/clearance optimized for reinforced isolation. Pin assignments are validated per Skyworks datasheet Figure 2 and Table 2.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VIA | Digital control input for Channel A - TTL-compatible, >400 mV hysteresis, directly drives VOA high. |
| 2 | VIB | Digital control input for Channel B - independent logic input enabling asymmetric half-bridge control. |
| 3,8 | VDDI | Input-side power supply - powers isolation transmitter and logic interface; 2.5–5.5 V range. |
| 4 | GNDI | Input-side ground reference - forms isolation barrier boundary with driver-side grounds (GNDA/GNDB). |
| 5 | EN | Global enable - forces both VOA and VOB low when asserted low; no effect if VDDI is in UVLO. |
| 6,7,12,13 | NC | No-connect pins - must remain unconnected; internal floating nodes with no electrical function. |
| 9,11 | GNDB / VDDB | Driver-side ground and supply for Channel B - separate return path and bias for low-side gate drive. |
| 10 | VOB | Channel B gate drive output - push-pull structure with 1.0 Ω ROL and 2.7 Ω ROH for fast turn-on/turn-off. |
| 14 | GNDA | Driver-side ground for Channel A - enables high-side bootstrap operation with independent ground reference. |
| 15 | VOA | Channel A gate drive output - independently controlled output for high-side FET in half-bridge topology. |
| 16 | VDDA | Driver-side supply for Channel A - powers high-side output stage; 4.2–30 V, referenced to GNDA. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Overlap Protection | Prevents simultaneous high-state on VOA and VOB - eliminates shoot-through risk without software intervention. |
| Separate Pull-Up/Pull-Down Outputs | Independent VO+ and VO– paths per channel - enables precise slew rate control via external gate resistors. |
| AEC-Q100 Qualified | Qualified across full temperature range (–40 °C to +125 °C) - meets automotive reliability and defectivity requirements. |
| High dV/dt Immunity | 200 kV/µs CMTI and 400 kV/µs latch-up immunity - sustains operation during fast transients in 1500 V DC bus systems. |
| Dual Independent UVLO | Per-channel UVLO on VDDA and VDDB - ensures safe shutdown if either gate supply drops below 4.2 V threshold. |
Applications
| Automotive Traction Inverter | Solar Power Inverter |
|---|---|
Use Scenario: Driving parallel SiC MOSFETs in a 3-phase inverter for battery electric vehicles with 800 V DC bus. IC Role / Device Role / Timing Role: Dual-channel isolated gate driver providing independent, overlap-protected control of high-side and low-side switches per phase leg. Use Value: 200 kV/µs CMTI prevents false triggering during 100+ V/ns transients; 60 ns propagation delay enables <100 ns dead time precision. |
Use Scenario: Half-bridge gate driving in string-level solar inverters operating at 1200 V DC link voltage. IC Role / Device Role / Timing Role: Isolated high-side/low-side driver delivering 4 A peak current to rapidly charge/discharge high-Qg SiC FETs. Use Value: 2.5 kVRMS isolation withstand and –40 °C to +125 °C rating support outdoor deployment and thermal cycling reliability. |
| Industrial Motor Drive | Onboard Charger (OBC) |
Use Scenario: Controlling IGBTs in variable-frequency drives for HVAC compressors and pumps. IC Role / Device Role / Timing Role: Robust isolated driver with separate GNDA/GNDB grounds enabling split-rail gate biasing for high-side IGBTs. Use Value: Independent UVLO on VDDA/VDDB ensures safe shutdown if bootstrap supply fails, preventing shoot-through. |
Use Scenario: Bidirectional AC/DC and DC/DC conversion in automotive OBC modules with GaN FETs. IC Role / Device Role / Timing Role: Dual-channel isolated driver supporting synchronous rectification and active clamp topologies. Use Value: 4 A peak output current and low RDS(ON) (1.0 Ω low-side) minimize conduction loss in high-frequency (>100 kHz) GaN switching. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated dual gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8273AD-IM1 | Same pinout and specs, but lacks AEC-Q100 qualification and automotive PPAP support. | Targeted at industrial UPS and SMPS where automotive reliability certification is not required. | Select for cost-sensitive industrial designs without automotive compliance mandates. |
| UCC5390SCD | TI part with 10 A peak output, 150 kV/µs CMTI, and integrated Miller clamp; different SOIC-16 pinout and no programmable dead time. | Better suited for high-current SiC stacks requiring active Miller clamping, but requires PCB redesign. | Choose only when >4 A peak drive or Miller clamping is mandatory; not drop-in compatible. |
Compared with SI8273GA-IM1, Si8273AD-IM1 offers identical performance without automotive qualification, while UCC5390SCD provides higher drive strength and Miller clamping at the cost of layout incompatibility and reduced CMTI - making SI8273GA-IM1 optimal for AEC-Q100-compliant, space-constrained half-bridge designs.
Availability
SI8273GA-IM1 is available at Aetrix Electronics and suitable for automotive traction inverters, solar power inverters, and industrial motor drives requiring stable component supply across extended product lifecycles.
Supply support for SI8273GA-IM1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si827x family was designed specifically for high-reliability isolated gate driving in EV powertrains and renewable energy systems, leveraging proprietary RF-based silicon isolation to replace aging optocoupler-based solutions.
FAQ
What is the maximum operating temperature for SI8273GA-IM1?
The SI8273GA-IM1 is rated for continuous operation from –40 °C to +125 °C ambient temperature. This specification is validated per AEC-Q100 Grade 1 requirements and applies to all standard ordering part numbers (OPNs) without the "-ZS" suffix. The device maintains full electrical performance across this range, including guaranteed 60 ns max propagation delay and 200 kV/µs CMTI.
Does SI8273GA-IM1 support bootstrap high-side configuration?
Yes, SI8273GA-IM1 supports bootstrap high-side gate driving. Its separate GNDA and VDDA pins allow connection to a bootstrap capacitor circuit, enabling high-side operation with floating ground reference. The datasheet Figure 23A shows a validated half-bridge implementation using D1 and CB, with VOA driving the high-side switch Q1 referenced to a 1500 V DC bus.
What is the purpose of the NC pins on SI8273GA-IM1?
Pins 6, 7, 12, and 13 on SI8273GA-IM1 are designated No Connect (NC) and must remain unconnected in the PCB layout. These pins are internally unused and have no electrical function. Connecting them may compromise isolation integrity or cause unpredictable behavior, as confirmed in Skyworks Table 2 and Figure 2 for Si8273/75 pin descriptions.
How does overlap protection work in SI8273GA-IM1?
SI8273GA-IM1 implements hardware-based overlap protection that prevents both VOA and VOB from being high simultaneously. When VIA and VIB are both high (a contention state), the internal logic forces one output low within nanoseconds - eliminating shoot-through risk without firmware dependency. This behavior is defined in Table 5's Si8273 truth table and illustrated in Figure 21 waveforms.
Is SI8273GA-IM1 pin-compatible with other Si827x variants?
SI8273GA-IM1 shares the same SOIC-16 pinout with SI8273AD-IM1 and SI8273BD-IM1, as confirmed in datasheet Table 2 and Figure 2. However, it is not pin-compatible with Si8274 (PWM-input) or Si8275 (dual independent) variants due to differing pin functions (e.g., DT pin on Si8274, no EN on Si8275). Always verify pin mapping against the specific variant's datasheet section.
SI8273GA-IM1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si827x
- Package/Case:
- 14-VDFN
- Packaging:
- Tray
- Product Status:
- Obsolete
- Technology:
- RF Coupling
- Number of Channels:
- 1
- Voltage - Isolation:
- 1000Vrms
- Common Mode Transient Immunity (Min):
- 200kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 75ns, 75ns
- Pulse Width Distortion (Max):
- 8ns
- Rise / Fall Time (Typ):
- 10.5ns, 13.3ns
- Current - Output High, Low:
- 1.8A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 4.2V ~ 30V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-DFN (5x5)
- Approval Agency:
- CQC, CSA, UL, VDE
SI8273GA-IM1 FAQ
1.How can I place an order for SI8273GA-IM1 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8273GA-IM1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8273GA-IM1 reliable?
The price and inventory of SI8273GA-IM1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8273GA-IM1 is usually 5 days.
3.What payment methods are accepted for SI8273GA-IM1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8273GA-IM1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8273GA-IM1?
SI8273GA-IM1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8273GA-IM1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8273GA-IM1?
For technical support, including SI8273GA-IM1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8273GA-IM1 requirements.
6.How does Aetrix verify that SI8273GA-IM1 is sourced from the original manufacturer or authorized distributors?
All SI8273GA-IM1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8273GA-IM1 meets industry standards.
7.What is the process for return or replacement of SI8273GA-IM1?
All SI8273GA-IM1 units undergo pre-shipment inspection (PSI). If there is an issue with SI8273GA-IM1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8273GA-IM1 part is unused and in its original packaging.
Return procedure for SI8273GA-IM1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8273GA-IM1 Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
