My Inquiry
My Account
Skyworks Solutions Inc. SI8274GB1-IMR
- Part No.:
- SI8274GB1-IMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 14-VFLGA
- Datasheet:
-
SI8274GB1-IMR.pdf
- Description:
- DGTL ISO 2.5KV 2CH GT DVR 14LGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,824
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8274GB1-IMR from Skyworks Solutions is a 4 A peak isolated dual gate driver with PWM input, high-side/low-side configuration, programmable dead time, and 200 kV/µs common-mode transient immunity (CMTI). It supports 4.2–30 V driver supply and 2.5–5.5 V input supply, operates from –40 °C to +125 °C, and is AEC-Q100 qualified for automotive traction inverters and onboard chargers.
For engineers reviewing the SI8274GB1-IMR datasheet, SI8274GB1-IMR pinout, SI8274GB1-IMR application, or SI8274GB1-IMR equivalent, this page delivers verified timing specs (60 ns max propagation delay), isolation ratings (2.5 kVRMS UL1577), dead-time programming method (RDT-based), UVLO behavior, and real-world half-bridge MOSFET/SiC FET drive use cases.
Technical Context
The SI8274GB1-IMR implements RF-based silicon isolation with separate transmitter/receiver dies across a semiconductor barrier, enabling robust noise immunity without optical degradation. Its PWM-input architecture inherently prevents shoot-through by driving VOA high/VOB low on PWM high, and vice versa - eliminating need for external logic.
Programmable dead time is implemented via an external resistor (RDT) connected from DT pin to GNDI, supporting 10–700 ns range with ±15% tolerance. Each output channel has independent UVLO monitoring (VDDA and VDDB), and outputs default low during input-side undervoltage or enable deactivation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Output Current | 4.0 A per channel - sufficient to directly drive SiC/GaN FETs with <10 nC gate charge at >100 kHz switching |
| Propagation Delay | 60 ns max - enables precise timing control in high-frequency motor drives and solar inverters |
| CMTI | 200 kV/µs - ensures reliable operation in noisy 1500 V DC bus environments (e.g., EV traction inverters) |
| Isolation Withstand | 2.5 kVRMS (UL1577) - meets basic insulation requirements for industrial and automotive safety standards |
| Supply Range | VDDI: 2.5–5.5 V; VDDA/VDDB: 4.2–30 V - supports direct interface with 3.3 V/5 V controllers and wide-range gate supplies |
| Operating Temp | –40 °C to +125 °C - validated for under-hood automotive applications and industrial power converters |
| Dead-Time Range | 10–700 ns (programmable via RDT = 6–100 kΩ) - prevents shoot-through in half-bridge topologies with varying FET characteristics |
Pinout & Package
SI8274GB1-IMR is housed in a 16-pin SOIC package with creepage/clearance optimized for reinforced isolation. Pin assignments are defined per Skyworks datasheet Rev. E (2026), with dedicated PWM, EN, DT, and dual isolated power/ground domains.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | PWM | Single TTL-compatible PWM input controlling complementary VOA/VOB outputs |
| 3, 8 | VDDI | Input-side logic supply (2.5–5.5 V); powers isolation transmitter and control logic |
| 4 | GNDI | Input-side reference ground; must be separated from driver-side grounds |
| 5 | EN | Active-high enable; forces both outputs low when deasserted, independent of PWM state |
| 6 | DT | Dead-time programming node; connects to GNDI via RDT to set inter-output delay |
| 9, 11 | GNDB, VDDB | Isolated ground and supply for B-side driver (VOB); galvanically separated from A-side |
| 14, 15, 16 | GNDA, VOA, VDDA | Isolated ground, high-side output, and supply for A-side driver (VOA); supports floating high-side operation |
Key Features
| Feature | Design Value |
|---|---|
| Inherent overlap protection | PWM-driven complementary outputs eliminate shoot-through risk without external logic or timing circuits |
| Programmable dead time | User-configurable 10–700 ns delay via single external resistor - adapts to FET gate charge mismatch and layout parasitics |
| Separate VDDA/VDDB supplies | Independent power domains allow asymmetric gate drive voltages (e.g., +15 V / –5 V) and floating high-side biasing |
| UVLO per channel | Dedicated undervoltage lockout on VDDI, VDDA, and VDDB ensures safe default-low behavior during supply faults |
| AEC-Q100 qualification | Qualified for automotive applications including traction inverters and battery management systems |
Applications
| Motor Control Systems | Solar Power Inverters |
|---|---|
Use Scenario: Driving high-voltage IGBTs in 3-phase PMSM servo drives with 1500 V DC bus and >20 kHz PWM. IC Role / Device Role / Timing Role: Isolated PWM-to-complementary gate driver with programmable dead time ensuring shoot-through immunity during fast transients. Use Value: 200 kV/µs CMTI maintains signal integrity despite dV/dt spikes from adjacent phase-leg switching. |
Use Scenario: Controlling SiC MOSFET half-bridges in string inverters operating at 100 kHz with 1200 V DC link. IC Role / Device Role / Timing Role: Dual isolated gate driver providing matched 60 ns propagation delay and independent UVLO per channel. Use Value: 4 A peak current directly drives low-Qg SiC FETs without external buffers, reducing BOM count and layout area. |
| Onboard EV Chargers | Traction Inverters |
Use Scenario: Bidirectional AC/DC conversion using interleaved totem-pole PFC stages with GaN HEMTs. IC Role / Device Role / Timing Role: PWM-controlled isolated driver delivering precise dead time to manage zero-voltage switching transitions. Use Value: RDT-based dead-time tuning compensates for GaN device parameter variation across temperature and production lots. |
Use Scenario: Driving 750 V SiC modules in 400 V/800 V battery electric vehicle inverters with >15 kHz switching frequency. IC Role / Device Role / Timing Role: AEC-Q100 qualified isolated gate driver with –40 °C to +125 °C operation and 2.5 kVRMS isolation. Use Value: Meets ISO 26262 ASIL-B functional safety requirements for gate drive signal integrity under fault conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated PWM gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8274AB1-IMR | Same pinout and function, but rated for –40 °C to +105 °C (not AEC-Q100 qualified) | Industrial UPS and SMPS where automotive qualification is unnecessary | Select SI8274GB1-IMR for automotive-grade reliability and extended temperature compliance. |
| UCC5390SCDR | TI part with 5 A peak output, 35 V VDD max, no programmable dead time, and 100 kV/µs CMTI | High-power industrial motor drives requiring higher drive strength but less stringent noise immunity | Choose SI8274GB1-IMR when 200 kV/µs CMTI, AEC-Q100, and adjustable dead time are mandatory. |
Compared with Si8274AB1-IMR, SI8274GB1-IMR adds AEC-Q100 qualification and extended temperature range; compared with UCC5390SCDR, it trades peak current for superior noise immunity, integrated dead-time control, and automotive compliance - making it optimal for safety-critical EV power stages.
Availability
SI8274GB1-IMR is available at Aetrix Electronics and suitable for automotive traction inverters, onboard EV chargers, and solar power inverters requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI8274GB1-IMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si827x family was designed specifically for high-reliability isolated gate drive in automotive and industrial power conversion, leveraging proprietary RF-based silicon isolation to replace aging optocoupler-based solutions.
FAQ
What is the maximum dead time achievable with SI8274GB1-IMR?
The SI8274GB1-IMR supports up to 700 ns of programmable dead time using an external resistor (RDT) between 6 kΩ and 100 kΩ connected from the DT pin to GNDI. This range accommodates design margins for SiC and GaN FETs with varying gate thresholds and propagation skew. The SI8274GB1-IMR datasheet provides exact equations correlating RDT value to dead-time duration.
Does SI8274GB1-IMR require external bootstrap circuitry for high-side drive?
No - SI8274GB1-IMR does not require external bootstrap components for high-side operation because it provides fully isolated power domains: VDDA/GNDA for the A-side driver and VDDB/GNDB for the B-side driver. Each side can be independently biased, enabling true floating high-side drive without diode-capacitor networks. The SI8274GB1-IMR integrates all necessary isolation and level-shifting internally.
How does SI8274GB1-IMR behave during input supply undervoltage?
When VDDI falls below its UVLO threshold (typically 2.3 V), the SI8274GB1-IMR forces both VOA and VOB outputs low regardless of PWM or EN state. This fail-safe behavior prevents unintended FET turn-on during controller brownout. Recovery occurs within 7 µs after VDDI rises above the UVLO+ threshold. This behavior is explicitly defined in the SI8274GB1-IMR truth table and startup timing diagrams.
Can SI8274GB1-IMR drive both SiC and IGBT power devices?
Yes - SI8274GB1-IMR delivers 4 A peak source/sink current with low RDS(ON) (2.7 Ω high-side, 1.0 Ω low-side), enabling direct drive of SiC MOSFETs (Qg < 15 nC) and IGBTs (Qg < 50 nC) at switching frequencies up to 200 kHz. Its 60 ns propagation delay and tight channel-to-channel matching ensure precise timing across device types, as confirmed in SI8274GB1-IMR electrical characteristics tables.
What safety certifications apply to SI8274GB1-IMR?
SI8274GB1-IMR is UL 1577 recognized (2.5 kVRMS for 1 minute), VDE 60747-17 certified (basic insulation), CSA 62368-1 compliant, and CQC GB4943.1 approved. All certifications cover the 16-pin SOIC package variant and are documented in the official Skyworks Si827x datasheet. These approvals validate SI8274GB1-IMR for use in medical, industrial, and automotive systems requiring reinforced isolation.
SI8274GB1-IMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si827x
- Package/Case:
- 14-VFLGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Technology:
- RF Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 75ns, 60ns
- Pulse Width Distortion (Max):
- 19ns
- Rise / Fall Time (Typ):
- 10.5ns, 13.3ns
- Current - Output High, Low:
- 1.8A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 4.2V ~ 30V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-LGA (5x5)
- Approval Agency:
- CQC, CSA, UR, VDE
SI8274GB1-IMR FAQ
1.How can I place an order for SI8274GB1-IMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8274GB1-IMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8274GB1-IMR reliable?
The price and inventory of SI8274GB1-IMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8274GB1-IMR is usually 5 days.
3.What payment methods are accepted for SI8274GB1-IMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8274GB1-IMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8274GB1-IMR?
SI8274GB1-IMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8274GB1-IMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8274GB1-IMR?
For technical support, including SI8274GB1-IMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8274GB1-IMR requirements.
6.How does Aetrix verify that SI8274GB1-IMR is sourced from the original manufacturer or authorized distributors?
All SI8274GB1-IMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8274GB1-IMR meets industry standards.
7.What is the process for return or replacement of SI8274GB1-IMR?
All SI8274GB1-IMR units undergo pre-shipment inspection (PSI). If there is an issue with SI8274GB1-IMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8274GB1-IMR part is unused and in its original packaging.
Return procedure for SI8274GB1-IMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8274GB1-IMR Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
