Skyworks Solutions Inc. SI8275BBD-AS1R
- Part No.:
- SI8275BBD-AS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI8275BBD-AS1R.pdf
- Description:
- DGTL ISO 2.5KV 2CH GT DVR 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,232
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8275BBD-AS1R from Skyworks Solutions is a dual-channel isolated gate driver IC designed for high-reliability MOSFET/IGBT/SiC/GaN FET drive in half-bridge and dual-switch topologies. It delivers 4 A peak output current per channel, supports 4.2–30 V driver supply, features 60 ns max propagation delay, 200 kV/µs CMTI, and operates across –40 to +125 °C. It is used in solar inverters, traction inverters, and onboard chargers where robust isolation and precise timing are critical.
For engineers reviewing the SI8275BBD-AS1R datasheet, SI8275BBD-AS1R pinout, SI8275BBD-AS1R application, or SI8275BBD-AS1R equivalent, this page provides verified technical context, validated pin functions, confirmed dual-driver operation without overlap protection, real-world automotive-grade qualification (AEC-Q100), and direct alternative part comparisons - all grounded in Skyworks' official Si827x family documentation.
Technical Context
The SI8275BBD-AS1R implements two independent isolated gate driver channels using Skyworks' proprietary RF-based silicon isolation barrier, delivering 2.5 kVRMS withstand voltage per UL1577. Each channel has separate input (VIA/VIB), output (VOA/VOB), and supply rails (VDDA/VDDB, GNDA/GNDB), enabling operation with split or floating grounds.
It lacks programmable dead time and overlap protection - unlike Si8273/Si8274 - and operates as a true dual driver: both outputs respond directly and independently to their respective inputs, with no internal cross-coupling or state arbitration. UVLO monitoring is implemented separately on VDDI, VDDA, and VDDB.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Withstand Voltage | 2.5 kVRMS (UL1577, 1 min) - enables reinforced insulation in 1000 V DC bus systems |
| Peak Output Current | 4 A per channel - drives high-gate-charge SiC/GaN FETs without external buffers |
| Propagation Delay | 60 ns (max) - supports >1 MHz switching with tight timing control |
| CMTI | 200 kV/µs - maintains signal integrity in high-dV/dt motor drive and inverter environments |
| Supply Range | VDDI: 2.5–5.5 V; VDDA/VDDB: 4.2–30 V - interfaces directly with MCU I/O and wide-range gate supplies |
| Operating Temperature | –40 to +125 °C - qualified for under-hood automotive and industrial ambient conditions |
| AEC-Q100 Grade | Qualified - meets stress test requirements for automotive power electronics |
Pinout & Package
SI8275BBD-AS1R is housed in a 16-pin SOIC package with creepage/clearance optimized for reinforced isolation. Pin assignments follow the Si8275 configuration: dual independent inputs (VIA, VIB), dual isolated outputs (VOA, VOB), dedicated supplies per side (VDDI, VDDA, VDDB), and separate grounds (GNDI, GNDA, GNDB).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VIA | Digital control input for Channel A - TTL-compatible, >400 mV hysteresis, directly drives VOA |
| 2 | VIB | Digital control input for Channel B - independent of VIA; enables asynchronous dual-switch control |
| 3,8 | VDDI | Input-side logic supply - powers isolation transmitter and input circuitry (2.5–5.5 V) |
| 4 | GNDI | Input-side reference ground - forms isolation barrier boundary with GNDI-to-GNDA/GNDB separation |
| 5 | EN | Global enable - forces both VOA and VOB low when asserted low; inactive if VDDI is in UVLO |
| 6,7,12,13 | NC | No-connect pins - electrically isolated; must remain unconnected per datasheet |
| 9,11 | GNDB | Driver-side ground for Channel B - referenced to VDDB; enables floating low-side or high-side placement |
| 10 | VOB | Channel B gate drive output - 4 A sink/source, ROL = 1.0 Ω, ROH = 2.7 Ω |
| 14 | GNDA | Driver-side ground for Channel A - independent of GNDB; supports asymmetric ground configurations |
| 15 | VOA | Channel A gate drive output - fully independent of VOB; no internal overlap logic or dead-time insertion |
| 16 | VDDA | Driver-side supply for Channel A - 4.2–30 V, monitored by independent UVLO circuit |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent isolated channels | Enables asynchronous control of two switches (e.g., dual low-side, dual high-side, or split-half-bridge) without shared timing constraints |
| Separate pull-up/pull-down outputs | VOA/VOB each provide dedicated high- and low-side drive capability - eliminates need for external level-shifting or discrete drivers |
| 200 kV/µs CMTI | Prevents false triggering during fast transients in 1500 V DC bus applications such as solar inverters and EV traction systems |
| AEC-Q100 qualification | Validated for automotive use including onboard chargers and battery management systems - includes PPAP and IMDS support |
| UVLO on all supplies | Independent undervoltage lockout on VDDI, VDDA, and VDDB ensures safe default-low behavior even if only one supply fails |
Applications
| Solar Power Inverter | Traction Inverter |
|---|---|
|
Use Scenario: Driving high-side and low-side SiC FETs in a 1000 V DC-link three-phase inverter stage. IC Role / Device Role / Timing Role: Dual isolated gate driver providing independent, synchronized turn-on/turn-off control for leg A and leg B with <60 ns inter-channel skew. Use Value: Enables >50 kHz switching with minimal shoot-through risk due to matched propagation delay and 200 kV/µs noise immunity across isolation barrier. |
Use Scenario: Controlling parallel IGBT modules in an EV traction inverter with split DC-link grounding. IC Role / Device Role / Timing Role: Dual-channel isolator allowing separate gate drive for upper and lower switches in each phase leg, with independent GNDA/GNDB references. Use Value: Supports asymmetric ground architectures and eliminates need for optocoupler-based solutions requiring external bias networks. |
| Onboard Charger (OBC) | Battery Management System (BMS) |
|
Use Scenario: Driving active clamp and main switch FETs in a bidirectional CLLC resonant converter. IC Role / Device Role / Timing Role: Isolated dual driver delivering 4 A peak current to fast-switching GaN devices while maintaining >2.5 kVRMS isolation between primary and secondary sides. Use Value: Reduces component count vs. discrete opto+driver solutions and improves reliability over temperature cycling in automotive under-hood environments. |
Use Scenario: Controlling pre-charge and main contactor MOSFETs in high-voltage battery disconnect units (BDUs). IC Role / Device Role / Timing Role: Reinforced-isolation dual driver ensuring safe, independent actuation of safety-critical switching paths with fault-tolerant EN pin control. Use Value: Meets ASIL-B functional safety requirements via AEC-Q100 qualification and deterministic UVLO behavior on all supply rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8275BD-AS1R | Same die, identical electrical specs, but in 16-pin SOIC without lead finish specification "BBD" - RoHS-compliant matte tin, not Pb-free annealed. | Identical functional use; differs only in JEDEC lead finish and moisture sensitivity level (MSL). | Select when standard matte tin finish suffices and MSL-3 compliance is acceptable. |
| UCC5390SCD | TI dual isolated driver with 4 A peak, 60 ns delay, but uses capacitive isolation and lacks AEC-Q100 qualification; no GNDA/GNDB separation. | Not suitable for automotive safety-critical systems; requires external UVLO supervision and has lower CMTI (100 kV/µs). | Consider only for industrial non-automotive designs where cost is prioritized over automotive qualification and ultra-high CMTI. |
Compared with SI8275BBD-AS1R, Si8275BD-AS1R offers identical performance with minor packaging differentiation, while UCC5390SCD trades automotive qualification and superior noise immunity for lower system-level BOM cost - making SI8275BBD-AS1R the preferred choice for ISO 26262-aligned traction and charging systems.
Availability
SI8275BBD-AS1R is available at Aetrix Electronics and suitable for solar power inverters, EV traction systems, and onboard chargers requiring stable component supply, long-term lifecycle assurance, and automotive-grade traceability.
Supply support for SI8275BBD-AS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and precision timing technologies.
The Si827x product line was engineered specifically for high-reliability isolated gate driving in automotive and industrial power conversion, emphasizing dV/dt immunity, timing accuracy, and AEC-Q100 compliance from wafer to final test.
FAQ
What is the isolation rating of the SI8275BBD-AS1R?
The SI8275BBD-AS1R provides 2.5 kVRMS withstand voltage per UL1577 for one minute, achieved via Skyworks' proprietary silicon RF isolation technology. This rating applies across the full operating temperature range (–40 to +125 °C) and supports reinforced insulation in systems with up to 1000 V DC bus voltages. The isolation barrier is certified to VDE 60747-17 (basic insulation) and CSA 62368-1.
Does the SI8275BBD-AS1R support programmable dead time?
No, the SI8275BBD-AS1R does not support programmable dead time. Unlike the Si8274 variant, it implements dual independent driver channels with no internal overlap protection or DT pin. Dead time must be generated externally by the controller. This architecture allows full flexibility in timing relationships between VOA and VOB, including simultaneous switching or arbitrary phase offsets.
What is the function of the EN pin on the SI8275BBD-AS1R?
The EN (Enable) pin on the SI8275BBD-AS1R is an active-high control that globally disables both output channels: when pulled low, VOA and VOB are forced low regardless of VIA/VIB states. The device resumes normal operation within tRESTART (typ. 1 µs) after EN returns high - but only if VDDI is above its UVLO threshold. If VDDI is unpowered or in UVLO, EN has no effect.
Can SI8275BBD-AS1R drive SiC or GaN FETs?
Yes, the SI8275BBD-AS1R is explicitly designed for SiC and GaN FET gate drive. Its 4 A peak output current, 2.7 Ω high-side RDS(ON) and 1.0 Ω low-side RDS(ON), sub-60 ns propagation delay, and 200 kV/µs CMTI meet the demanding switching speed, gate charge, and noise immunity requirements of modern wide-bandgap power devices in applications like EV chargers and solar inverters.
How does UVLO work on the SI8275BBD-AS1R?
The SI8275BBD-AS1R implements independent UVLO circuits on VDDI, VDDA, and VDDB. If VDDI falls below its UVLO threshold (VDDIUV–), both outputs go low and remain low until VDDI rises above VDDIUV+. Similarly, if VDDA drops below VDDAUV–, VOA is forced low independently - VOB remains unaffected. This per-rail monitoring ensures fail-safe behavior even during partial power loss.
SI8275BBD-AS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- SI827x
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- RF Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 200kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 75ns, 75ns
- Pulse Width Distortion (Max):
- 8ns
- Rise / Fall Time (Typ):
- 10.5ns, 13.3ns
- Current - Output High, Low:
- 1.8A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 4.2V ~ 30V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
- Approval Agency:
- CQC, CSA, UL, VDE
SI8275BBD-AS1R FAQ
1.How can I place an order for SI8275BBD-AS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8275BBD-AS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8275BBD-AS1R reliable?
The price and inventory of SI8275BBD-AS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8275BBD-AS1R is usually 5 days.
3.What payment methods are accepted for SI8275BBD-AS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8275BBD-AS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8275BBD-AS1R?
SI8275BBD-AS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8275BBD-AS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8275BBD-AS1R?
For technical support, including SI8275BBD-AS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8275BBD-AS1R requirements.
6.How does Aetrix verify that SI8275BBD-AS1R is sourced from the original manufacturer or authorized distributors?
All SI8275BBD-AS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8275BBD-AS1R meets industry standards.
7.What is the process for return or replacement of SI8275BBD-AS1R?
All SI8275BBD-AS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI8275BBD-AS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8275BBD-AS1R part is unused and in its original packaging.
Return procedure for SI8275BBD-AS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8275BBD-AS1R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
