My Inquiry
My Account
Skyworks Solutions Inc. SI8275DA-AM1R
- Part No.:
- SI8275DA-AM1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 14-VDFN
- Datasheet:
-
SI8275DA-AM1R.pdf
- Description:
- DGTL ISO 1KV 2CH GATE DVR 14DFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,920
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8275DA-AM1R from Skyworks Solutions is a dual-channel isolated gate driver IC designed for high-reliability MOSFET/IGBT/SiC/GaN FET control in half-bridge and dual-switch topologies. It delivers 4 A peak output current per channel, supports 4.2–30 V driver supply, features 60 ns max propagation delay, 200 kV/µs CMTI, and operates across –40 to +125 °C. It is used in solar inverters and traction inverters where precise independent channel timing and high transient immunity are critical.
For engineers reviewing the SI8275DA-AM1R datasheet, SI8275DA-AM1R pinout, SI8275DA-AM1R application, or SI8275DA-AM1R equivalent, key selection criteria include dual independent TTL-compatible inputs (VIA/VIB), separate driver supplies (VDDA/VDDB), no overlap protection or dead-time programming, and SOIC-16 packaging with 2.5 kVRMS isolation per UL1577.
Technical Context
The SI8275DA-AM1R implements two independent RF-based isolation channels using Skyworks' proprietary silicon isolation barrier, each with dedicated input-to-output signal path and UVLO monitoring on both input (VDDI) and output (VDDA/VDDB) sides. It lacks programmable dead time and overlap protection-unlike Si8273/Si8274-making it suitable for dual low-side, dual high-side, or independently controlled half-bridge configurations.
Each channel operates with TTL-level compatible inputs (>400 mV hysteresis), supports separate ground references, and drives outputs to high-impedance or active-low states based on enable (EN) and supply conditions. Output behavior defaults to low during UVLO and returns within 7 µs after VDDI restoration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Withstand Voltage | 2.5 kVRMS per UL1577 - enables reinforced insulation in 1000 V DC bus systems |
| Peak Output Current | 4 A per channel - sufficient to drive high-gate-charge SiC FETs at >100 kHz switching |
| Propagation Delay | 60 ns max - ensures tight timing alignment between dual channels for synchronous control |
| CMTI | 200 kV/µs - maintains signal integrity in high-dV/dt motor drive and inverter environments |
| Supply Range | VDDI: 2.5–5.5 V; VDDA/VDDB: 4.2–30 V - allows flexible MCU interface and wide gate-drive voltage support |
| Operating Temperature | –40 to +125 °C - qualified for industrial and automotive under-hood applications |
| Output RDS(ON) | ROH = 2.7 Ω, ROL = 1.0 Ω - enables low-loss gate charging/discharging with minimal self-heating |
Pinout & Package
SI8275DA-AM1R is housed in a 16-pin SOIC package with creepage/clearance optimized for reinforced isolation. Pin assignments follow the Si8273/75 layout per Skyworks datasheet Figure 2 and Table 2.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | VIA, VIB | Independent TTL-compatible digital inputs - control VOA and VOB separately; no cross-coupling or overlap logic |
| 3, 8 | VDDI | Input-side power supply - powers isolation transmitter and logic; must be 2.5–5.5 V |
| 4 | GNDI | Input-side reference ground - forms isolation barrier boundary with driver-side grounds |
| 5 | EN | Global enable - forces both VOA and VOB low when asserted; inactive if VDDI is in UVLO |
| 6, 7, 12, 13 | NC | No-connect pins - must remain unconnected; not internally bonded or tested |
| 9, 11 | GNDB, GNDA | Driver-side ground returns - separate for each channel; enables floating or split-ground configurations |
| 10, 15 | VOB, VOA | Gate drive outputs - actively pull high (via ROH) or low (via ROL); support ±1.2 V transient tolerance |
| 14, 16 | VDDB, VDDA | Driver-side power supplies - independent 4.2–30 V rails per channel; each monitored by dedicated UVLO |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent gate drivers | Enables fully asynchronous control of two switches - e.g., dual low-side in interleaved PFC or dual high-side in transformerless inverters |
| Separate VDDA/VDDB and GNDA/GNDB | Supports operation with up to 1500 V DC potential difference between channels - critical for series-connected switch stacks |
| 200 kV/µs CMTI | Prevents false triggering in high-noise motor drives and solar string inverters with fast IGBT/SiC switching |
| UVLO on all supplies | Independent undervoltage lockout per VDDI, VDDA, VDDB prevents partial operation and shoot-through risk |
| AEC-Q100 qualified | Validated for automotive use including onboard chargers and battery management systems per Grade 1 requirements |
Applications
| Solar Power Inverters | Traction Inverters |
|---|---|
Use Scenario: Driving high-side and low-side SiC FETs in a 1500 V DC string inverter half-bridge stage. IC Role / Device Role / Timing Role: Dual isolated gate driver providing independent, noise-immune control of upper and lower switches with matched propagation delay. Use Value: 60 ns max delay mismatch ensures <10 ns effective dead time control, minimizing conduction loss while preventing shoot-through. |
Use Scenario: Controlling parallel IGBT modules in EV traction inverter phase-legs under high EMI conditions. IC Role / Device Role / Timing Role: Isolated dual driver delivering 4 A peak current to rapidly charge/discharge large gate capacitances at 8–16 kHz. Use Value: 200 kV/µs CMTI prevents misfiring during 5–10 kV/µs bus transients caused by stray inductance in high-current PCB layouts. |
| Industrial Motor Drives | Battery Management Systems |
Use Scenario: Gate driving dual high-side N-channel MOSFETs in a 3-phase BLDC inverter with split DC-link sensing. IC Role / Device Role / Timing Role: Dual isolated driver enabling floating high-side operation without bootstrap complexity or timing drift. Use Value: Independent VDDA/VDDB supplies allow direct connection to local gate-driver rails, eliminating level-shifting and reducing layout sensitivity. |
Use Scenario: Isolating cell-balancing switch controls in high-voltage battery packs (up to 900 V) with distributed monitoring. IC Role / Device Role / Timing Role: Dual-channel isolator driving external MOSFETs for passive cell balancing, referenced to different stack potentials. Use Value: 2.5 kVRMS isolation and –40 to +125 °C rating ensure reliable operation across full pack voltage range and thermal extremes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8273AD-AM1R | Includes hardware overlap protection and complementary output logic - no external logic required for half-bridge safety | Designed for standard high-side/low-side half-bridge where shoot-through prevention is mandatory | Select when overlap protection is required; SI8275DA-AM1R offers greater flexibility for non-complementary topologies |
| UCC5390SCD | TI part with integrated Miller clamp, higher 6-A peak output, but only 100 kV/µs CMTI and no dual independent inputs | Optimized for single PWM-driven half-bridge with enhanced short-circuit protection | Choose UCC5390SCD for higher drive strength and built-in clamping; SI8275DA-AM1R preferred for independent channel control and superior noise immunity |
Compared with Si8273AD-AM1R, SI8275DA-AM1R trades built-in overlap logic for full input independence-enabling dual low-side, dual high-side, or asymmetric switching. Against UCC5390SCD, it provides higher CMTI and true dual-input freedom at the cost of lower peak current and no Miller clamp.
Availability
SI8275DA-AM1R is available at Aetrix Electronics and suitable for solar power inverters, traction inverters, industrial motor drives, and battery management systems requiring stable component supply, long-term lifecycle support, and AEC-Q100-qualified isolation performance.
Supply support for SI8275DA-AM1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for high-performance power and communications systems.
The Si827x product line was developed to replace optocoupled gate drivers with robust, high-speed, temperature-stable silicon-isolated alternatives for demanding power conversion applications in automotive and industrial markets.
FAQ
What is the maximum operating temperature for SI8275DA-AM1R?
The SI8275DA-AM1R is rated for continuous operation from –40 °C to +125 °C ambient temperature. This specification applies to all standard-orderable variants, including SI8275DA-AM1R, and is validated per AEC-Q100 Grade 1 requirements. Operation beyond this range may cause UVLO activation or parametric shift.
Does SI8275DA-AM1R support programmable dead time?
No, SI8275DA-AM1R does not support programmable dead time. Unlike the Si8274 series, it lacks a DT pin and internal dead-time circuitry. Its dual independent inputs (VIA/VIB) require external timing control or complementary logic to manage dead time-making it suitable for applications where precise, asymmetric timing is needed.
What isolation certifications apply to SI8275DA-AM1R?
SI8275DA-AM1R is UL recognized per UL1577 (2500 VRMS for one minute), CSA certified to 62368-1 (basic insulation), VDE certified to 60747-17 (basic insulation), and CQC approved per GB4943.1. These approvals confirm its suitability for reinforced insulation in industrial and automotive end-equipment.
Can SI8275DA-AM1R drive both high-side and low-side switches simultaneously?
Yes, SI8275DA-AM1R can drive high-side and low-side switches simultaneously-each channel operates independently. VOA and VOB may be assigned to either role; their outputs are referenced to separate GNDA/GNDB and powered by independent VDDA/VDDB supplies, supporting up to 1500 V DC potential difference between channels.
What is the purpose of the NC pins on SI8275DA-AM1R?
Pins 6, 7, 12, and 13 on SI8275DA-AM1R are designated NC (No Connect) and must remain unconnected in the PCB layout. These pins are not internally bonded or electrically functional. Leaving them floating or connecting them to ground or supply violates Skyworks' design guidelines and may compromise isolation integrity or EMC performance.
SI8275DA-AM1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- SI827x
- Package/Case:
- 14-VDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- RF Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 1000Vrms
- Common Mode Transient Immunity (Min):
- 200kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 75ns, 75ns
- Pulse Width Distortion (Max):
- 8ns
- Rise / Fall Time (Typ):
- 10.5ns, 13.3ns
- Current - Output High, Low:
- 1.8A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 4.2V ~ 30V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-DFN (5x5)
- Approval Agency:
- CQC, CSA, UL, VDE
SI8275DA-AM1R FAQ
1.How can I place an order for SI8275DA-AM1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8275DA-AM1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8275DA-AM1R reliable?
The price and inventory of SI8275DA-AM1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8275DA-AM1R is usually 5 days.
3.What payment methods are accepted for SI8275DA-AM1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8275DA-AM1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8275DA-AM1R?
SI8275DA-AM1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8275DA-AM1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8275DA-AM1R?
For technical support, including SI8275DA-AM1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8275DA-AM1R requirements.
6.How does Aetrix verify that SI8275DA-AM1R is sourced from the original manufacturer or authorized distributors?
All SI8275DA-AM1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8275DA-AM1R meets industry standards.
7.What is the process for return or replacement of SI8275DA-AM1R?
All SI8275DA-AM1R units undergo pre-shipment inspection (PSI). If there is an issue with SI8275DA-AM1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8275DA-AM1R part is unused and in its original packaging.
Return procedure for SI8275DA-AM1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8275DA-AM1R Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
