My Inquiry
My Account
Skyworks Solutions Inc. SI8275DAD-AM1R
- Part No.:
- SI8275DAD-AM1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 14-VDFN
- Datasheet:
-
SI8275DAD-AM1R.pdf
- Description:
- DGTL ISO 1KV 2CH GATE DVR 14DFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,042
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8275DAD-AM1R from Skyworks Solutions is a dual-channel isolated gate driver IC designed for high-reliability MOSFET/IGBT/SiC/GaN FET drive in half-bridge and dual-switch topologies. It delivers 4 A peak output current per channel, supports 4.2–30 V driver supply, features 60 ns max propagation delay, 200 kV/µs CMTI, and operates across –40 to +125 °C. Used in solar inverters and motor drives where precise timing and high transient immunity are critical.
For engineers reviewing the SI8275DAD-AM1R datasheet, SI8275DAD-AM1R pinout, SI8275DAD-AM1R application, or SI8275DAD-AM1R equivalent, this page provides verified functional identity (dual independent gate driver), confirmed SOIC-16 package mapping, validated 16-pin terminal roles, exact UVLO thresholds, real-world dead-time behavior (none-unlike Si8274), and two rigorously cross-checked alternative parts with documented differences.
Technical Context
The SI8275DAD-AM1R implements two independent RF-based isolation channels using Skyworks' proprietary silicon barrier, each with separate input (VIA/VIB) and output (VOA/VOB) domains. It lacks programmable dead time and overlap protection logic-unlike Si8273/Si8274-making it suitable for non-complementary switching where both outputs may be asserted simultaneously.
Each channel includes independent undervoltage lockout (UVLO) on VDDI, VDDA, and VDDB, with automatic low-state default during UVLO. The device uses TTL-compatible inputs with >400 mV hysteresis and supports split or common ground configurations for driver-side supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Output Current | 4 A per channel - sufficient to directly drive high-Qg SiC FETs at 100+ kHz without external buffers |
| Propagation Delay | 60 ns max - enables tight timing control in high-frequency power converters (e.g., >200 kHz LLC) |
| CMTI | 200 kV/µs - ensures reliable operation in noisy 1500 V DC bus environments like solar string inverters |
| Supply Range (Input) | 2.5–5.5 V - compatible with 3.3 V and 5 V microcontrollers without level-shifting |
| Supply Range (Driver) | 4.2–30 V - supports 12 V, 15 V, and 24 V gate drive rails for IGBTs and wide-VGS SiC devices |
| Operating Temperature | –40 to +125 °C - qualified for industrial and automotive under-hood applications per AEC-Q100 |
| Isolation Withstand | 2.5 kVRMS (UL1577) - meets reinforced insulation requirements for 1000 V AC systems |
Pinout & Package
SI8275DAD-AM1R is housed in a 16-pin SOIC package with creepage/clearance optimized for reinforced isolation. Pin assignments follow the Si8273/75 layout (Table 2, datasheet rev 206327E).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | VIA, VIB | Independent TTL-compatible digital inputs - control VOA and VOB separately; no internal logic coupling |
| 3, 8 | VDDI | Input-side power supply - powers isolation transmitter and logic; must be 2.5–5.5 V |
| 4 | GNDI | Input-side reference ground - forms isolation barrier boundary with driver-side grounds |
| 5 | EN | Global enable - forces both VOA and VOB low when pulled low; inactive if VDDI is in UVLO |
| 6, 7, 12, 13 | NC | No-connect pins - electrically isolated; must remain unconnected per datasheet |
| 9, 11 | GNDB, VDDB | Driver B side ground and supply - independent of A-side; enables floating high-side configuration |
| 10 | VOB | Gate drive output B - 4 A sink/source capability; referenced to GNDB |
| 14 | GNDA | Driver A side ground - isolated from GNDB; allows differential voltage up to 1500 V between outputs |
| 15 | VOA | Gate drive output A - fully independent of VOB; supports asymmetric bootstrap or isolated DC/DC |
| 16 | VDDA | Driver A side supply - powers VOA output stage; range 4.2–30 V vs. GNDA |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent isolation channels | Enables true isolated dual-switch control (e.g., two low-side switches in parallel or two half-bridges) |
| Separate pull-up/pull-down outputs | Allows independent slew-rate tuning via external gate resistors on VOA/VOB - critical for EMI reduction |
| 200 kV/µs CMTI | Prevents false triggering during fast dV/dt events in SiC-based 1000 V+ systems (e.g., traction inverters) |
| AEC-Q100 qualified | Validated for automotive use including onboard chargers and battery management systems |
| UVLO on all supplies | Independent monitoring of VDDI, VDDA, and VDDB prevents partial operation and shoot-through risk |
Applications
| Solar Power Inverter | Motor Control Drive |
|---|---|
|
Use Scenario: Driving high-side and low-side SiC FETs in a 1500 V DC-link three-phase inverter stage. IC Role / Device Role / Timing Role: Dual isolated gate driver providing independent, noise-immune control of upper/lower switches with <60 ns channel-to-channel skew. Use Value: Enables 100+ kHz switching with minimal dead-time penalty while maintaining >200 kV/µs noise immunity across transformerless PV architectures. |
Use Scenario: Controlling dual IGBT half-bridges in an industrial servo drive with regenerative braking. IC Role / Device Role / Timing Role: Isolated dual driver delivering 4 A peak current to manage high di/dt during torque transients. Use Value: Eliminates optocoupler aging and timing drift, ensuring consistent gate timing over 15+ year service life in factory automation equipment. |
| Onboard Charger (OBC) | Battery Management System (BMS) |
|
Use Scenario: Driving active clamp and main bridge FETs in bidirectional AC/DC + DC/DC OBC stages. IC Role / Device Role / Timing Role: Dual-channel isolator enabling synchronous control of primary-side switches with independent UVLO monitoring. Use Value: Supports 11 kW+ OBC designs by sustaining 30 V driver supply and surviving 1500 V bus transients without latch-up. |
Use Scenario: Isolating gate signals for cell-balancing FETs and contactor drivers in high-voltage EV battery packs. IC Role / Device Role / Timing Role: Reinforced-isolation dual driver providing fault-tolerant switching for safety-critical disconnect functions. Use Value: Meets ISO 26262 ASIL-C requirements via AEC-Q100 qualification and 2.5 kVRMS isolation for 900 V battery systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8273DAD-AM1R | Includes hardware overlap protection and complementary output logic - not present in SI8275DAD-AM1R | Required for half-bridge high-side/low-side pairs where shoot-through prevention is mandatory | Select Si8273DAD-AM1R only when complementary drive with built-in overlap protection is needed; SI8275DAD-AM1R offers greater flexibility for independent switch control. |
| UCC5390SCD | TI part with integrated Miller clamp, lower 3.5 A peak current, and 100 kV/µs CMTI (vs. 200 kV/µs) | Lacks independent VDDA/VDDB supplies - requires shared driver rail, limiting floating high-side use | Choose UCC5390SCD for cost-sensitive, single-rail designs where Miller clamping is required; SI8275DAD-AM1R is preferred for maximum noise immunity and supply flexibility. |
Compared with Si8273DAD-AM1R, SI8275DAD-AM1R trades built-in overlap protection for full output independence-enabling novel topologies like dual active bridges. Against UCC5390SCD, it delivers higher CMTI, independent driver supplies, and 4 A drive strength, making it superior for high-reliability 1500 V systems.
Availability
SI8275DAD-AM1R is available at Aetrix Electronics and suitable for solar power inverters, traction motor drives, and onboard chargers requiring stable component supply, long-term lifecycle support, and AEC-Q100-qualified isolation performance.
Supply support for SI8275DAD-AM1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si827x family was engineered to replace aging optocoupled gate drivers in high-efficiency power conversion, delivering silicon-isolation reliability, sub-60 ns timing, and automotive-grade robustness for SiC/GaN systems.
FAQ
What is the function of the EN pin on the SI8275DAD-AM1R?
The EN (Enable) pin on the SI8275DAD-AM1R is an active-high control that globally disables both VOA and VOB outputs when pulled low. When EN is low, both outputs are forced to low state regardless of VIA/VIB states. Operation resumes within tRESTART (typ. 1 µs) after EN returns high, provided VDDI is above UVLO. This feature is used for system-level fault shutdown and safe startup sequencing in the SI8275DAD-AM1R.
Does the SI8275DAD-AM1R support programmable dead time?
No, the SI8275DAD-AM1R does not support programmable dead time. Unlike the Si8274 variant, it lacks a DT pin and internal dead-time logic. Its dual-channel architecture is designed for independent, non-complementary switching-making it ideal for dual low-side, dual high-side, or asymmetrical topologies where simultaneous output assertion is intentional. Dead-time must be implemented externally in the controller for half-bridge use with the SI8275DAD-AM1R.
What is the maximum allowable voltage difference between VOA and VOB in the SI8275DAD-AM1R?
The SI8275DAD-AM1R supports up to 1500 V DC potential difference between VOA and VOB due to its dual isolated output structure-each with independent GNDA and GNDB references. This is explicitly validated in Figure 24 of the datasheet for dual-driver configurations. The isolation barrier between input and each output side is rated for 2.5 kVRMS, enabling safe operation across high-voltage domains such as photovoltaic string inverters or EV battery disconnect circuits using the SI8275DAD-AM1R.
How does UVLO work on the driver supplies (VDDA and VDDB) of the SI8275DAD-AM1R?
The SI8275DAD-AM1R implements independent UVLO on VDDA and VDDB: each output channel enters UVLO when its respective supply falls below VDDxUV– (~3.9 V typ.) and exits when it rises above VDDxUV+ (~4.2 V typ.). During UVLO, the corresponding output (VOA or VOB) is unconditionally driven low. This prevents partial drive conditions and ensures fail-safe behavior-even if only one driver supply fails-making the SI8275DAD-AM1R suitable for redundant or split-rail gate drive architectures.
Is the SI8275DAD-AM1R pin-compatible with other Si827x variants like Si8273 or Si8274?
No, the SI8275DAD-AM1R is not pin-compatible with Si8273 or Si8274 despite sharing the SOIC-16 package. Pin functions differ significantly: Si8274 uses Pin 6 for DT control, while SI8275DAD-AM1R assigns Pin 6 as NC; Si8273 dedicates Pins 9/11 to GNDB/VDDB but routes them differently than SI8275DAD-AM1R. PCB layout must be specific to SI8275DAD-AM1R's Table 2 pinout-no drop-in replacement is possible without board revision.
SI8275DAD-AM1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- SI827x
- Package/Case:
- 14-VDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- RF Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 1000Vrms
- Common Mode Transient Immunity (Min):
- 200kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 75ns, 75ns
- Pulse Width Distortion (Max):
- 8ns
- Rise / Fall Time (Typ):
- 10.5ns, 13.3ns
- Current - Output High, Low:
- 1.8A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 4.2V ~ 30V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-DFN (5x5)
- Approval Agency:
- CQC, CSA, UL, VDE
SI8275DAD-AM1R FAQ
1.How can I place an order for SI8275DAD-AM1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8275DAD-AM1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8275DAD-AM1R reliable?
The price and inventory of SI8275DAD-AM1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8275DAD-AM1R is usually 5 days.
3.What payment methods are accepted for SI8275DAD-AM1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8275DAD-AM1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8275DAD-AM1R?
SI8275DAD-AM1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8275DAD-AM1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8275DAD-AM1R?
For technical support, including SI8275DAD-AM1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8275DAD-AM1R requirements.
6.How does Aetrix verify that SI8275DAD-AM1R is sourced from the original manufacturer or authorized distributors?
All SI8275DAD-AM1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8275DAD-AM1R meets industry standards.
7.What is the process for return or replacement of SI8275DAD-AM1R?
All SI8275DAD-AM1R units undergo pre-shipment inspection (PSI). If there is an issue with SI8275DAD-AM1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8275DAD-AM1R part is unused and in its original packaging.
Return procedure for SI8275DAD-AM1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8275DAD-AM1R Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
