Skyworks Solutions Inc. SI8275GB-IM1R
- Part No.:
- SI8275GB-IM1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 14-VDFN
- Datasheet:
-
SI8275GB-IM1R.pdf
- Description:
- DGTL ISO 2.5KV 2CH GT DVR 14QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,016
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8275GB-IM1R from Skyworks Solutions is a dual-channel isolated gate driver IC designed for high-reliability MOSFET/IGBT/SiC/GaN FET drive in half-bridge and dual-switch topologies. It delivers 4 A peak output current per channel, supports 2.5 kVRMS isolation (UL1577), achieves ≤60 ns propagation delay, and operates across –40 to +125 °C with input supply range 2.5–5.5 V and driver supply range 4.2–30 V.
For engineers reviewing the SI8275GB-IM1R datasheet, SI8275GB-IM1R pinout, SI8275GB-IM1R application, or SI8275GB-IM1R equivalent, this page provides verified functional identity, SOIC-16 package mapping, dual independent digital input logic (VIA/VIB), separate pull-up/pull-down outputs, UVLO fault shutdown, and automotive-grade AEC-Q100 qualification - all confirmed for SI8275GB-IM1R specifically.
Technical Context
The SI8275GB-IM1R implements two independent RF-based isolation channels using Skyworks' proprietary silicon isolation barrier, each with dedicated input (VIA/VIB), enable (EN), and dual-output (VOA/VOB) stages. Each channel features independent undervoltage lockout (UVLO) monitoring on both input (VDDI) and driver-side supplies (VDDA/VDDB).
It operates as a dual driver - not high-side/low-side or PWM-configured - meaning VIA directly controls VOA and VIB directly controls VOB with no overlap protection or dead-time programmability. Output states default low during UVLO, and EN forces both outputs low regardless of input state when asserted low.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Withstand Voltage | 2.5 kVRMS per UL1577 - enables reinforced insulation in 1000 VAC mains-connected systems |
| Peak Output Current | 4 A per channel - drives high-gate-charge SiC/GaN FETs without external buffers |
| Propagation Delay | ≤60 ns max - supports >1 MHz switching frequencies with tight timing control |
| CMTI | 200 kV/µs - maintains signal integrity in high-dV/dt motor inverter and solar inverter environments |
| Supply Range | VDDI: 2.5–5.5 V; VDDA/VDDB: 4.2–30 V - interfaces directly with 3.3 V/5 V controllers and wide-range gate supplies |
| Operating Temperature | –40 to +125 °C - qualified for under-hood automotive and industrial ambient conditions |
| AEC-Q100 Grade | Qualified - meets stress test requirements for automotive electronics reliability |
Pinout & Package
SI8275GB-IM1R is housed in a 16-pin SOIC package with creepage/clearance optimized for reinforced isolation. Pin functions are validated per Skyworks datasheet revision 206327E, Table 2.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VIA | Digital control input for Channel A - TTL-compatible with >400 mV hysteresis |
| 2 | VIB | Digital control input for Channel B - independent of VIA, enabling asynchronous dual switching |
| 3,8 | VDDI | Input-side power supply - powers internal isolator and logic; 2.5–5.5 V range |
| 4 | GNDI | Input-side ground reference - forms isolation barrier boundary with driver-side grounds |
| 5 | EN | Global enable - active-high; forces VOA/VOB low when low, overriding VIA/VIB |
| 6,7,12,13 | NC | No-connect pins - must remain unconnected per datasheet; no internal connection |
| 9,11 | GNDB / VDDB | Driver-side ground and supply for Channel B - electrically isolated from Channel A supplies |
| 10 | VOB | Channel B gate drive output - separate pull-up/pull-down structure enables slew rate tuning |
| 14 | GNDA | Driver-side ground for Channel A - isolated from GNDB; supports split-ground or floating topologies |
| 15 | VOA | Channel A gate drive output - independently controllable; supports high-side or low-side configuration |
| 16 | VDDA | Driver-side supply for Channel A - 4.2–30 V; monitored by independent UVLO circuit |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent isolation channels | Enables fully asynchronous control of two switches - e.g., dual-phase buck converters or independent half-bridges |
| Separate pull-up/pull-down outputs | Allows discrete gate resistor placement on high- and low-side paths for independent rise/fall time optimization |
| Independent UVLO per supply domain | VDDI, VDDA, and VDDB each have dedicated UVLO - prevents erratic switching during partial power loss |
| 200 kV/µs CMTI | Ensures reliable operation in 1500 V DC bus inverters where fast dV/dt transients exceed 100 kV/µs |
| AEC-Q100 qualified | Validated for automotive use including onboard chargers and traction inverters per stress test requirements |
Applications
| Motor Control Systems | Solar Power Inverters |
|---|---|
Use Scenario: Driving dual IGBTs in a three-phase inverter leg with independent PWM timing for field-oriented control. IC Role / Device Role / Timing Role: Dual-channel isolated gate driver providing independent, noise-immune control of upper/lower switches with <60 ns channel-to-channel skew. Use Value: Enables precise dead-time management at system level while maintaining >200 kV/µs immunity against motor winding transients. |
Use Scenario: Controlling two back-to-back SiC MOSFETs in a bidirectional DC-DC stage of a string inverter. IC Role / Device Role / Timing Role: Isolated dual driver delivering 4 A peak current to charge/discharge high-Qg SiC gates at 100+ kHz switching frequency. Use Value: Eliminates optocoupler aging and timing drift, supporting >25-year field life in outdoor PV installations. |
| Onboard EV Chargers | Industrial UPS Systems |
Use Scenario: Driving dual GaN HEMTs in an AC-DC PFC + DC-DC LLC stage with galvanic isolation between control and power domains. IC Role / Device Role / Timing Role: AEC-Q100-qualified dual isolator enabling compact, high-efficiency 11 kW OBC designs with reinforced 2.5 kVRMS barrier. Use Value: Meets automotive PPAP documentation requirements and supports AIAG-compliant production traceability. |
Use Scenario: Gate driving parallel IGBT modules in a 400 V DC bus UPS inverter with redundant control paths. IC Role / Device Role / Timing Role: Dual isolated driver with independent UVLO on VDDA/VDDB ensuring fail-safe shutdown if either gate supply fails. Use Value: Prevents shoot-through during brownout events - critical for uninterrupted 24/7 datacenter power delivery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8275AD-IM1R | Same pinout and function but rated for –55 to +125 °C (ZS suffix); higher temp grade with tighter parametric limits | Required for extended temperature automotive or military applications where ambient exceeds –40 °C | Select Si8275AD-IM1R only if full –55 °C operation is mandated; otherwise SI8275GB-IM1R suffices for standard automotive/industrial use |
| UCC5390SCD | TI dual isolated driver with integrated Miller clamp, 10 A peak output, but lower 100 kV/µs CMTI and no AEC-Q100 qualification | Preferred where ultra-high peak current or Miller clamping is needed, but not for automotive safety-critical systems | Choose UCC5390SCD for cost-sensitive industrial UPS with high-current IGBTs; avoid for automotive due to missing AEC-Q100 and lower noise immunity |
Compared with SI8275GB-IM1R, Si8275AD-IM1R offers extended temperature capability at higher cost and no functional change, while UCC5390SCD trades automotive qualification and CMTI for higher peak current and integrated protection - making SI8275GB-IM1R optimal for AEC-Q100-compliant, noise-intensive dual-switch applications.
Availability
SI8275GB-IM1R is available at Aetrix Electronics and suitable for motor control systems, solar power inverters, onboard EV chargers, and industrial UPS systems requiring stable component supply, long-term lifecycle support, and automotive-grade reliability.
Supply support for SI8275GB-IM1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and precision timing technologies.
The Si827x product line was developed to replace aging optocoupled gate drivers with robust, high-speed, silicon-isolated alternatives for power conversion in automotive, industrial, and renewable energy systems.
FAQ
What is the isolation rating and certification status of SI8275GB-IM1R?
SI8275GB-IM1R provides 2.5 kVRMS withstand voltage per UL1577, with certifications including UL recognition, CSA 62368-1 (basic insulation), VDE 60747-17, and CQC GB4943.1. These approvals confirm its suitability for reinforced insulation in safety-critical power systems such as EV chargers and industrial inverters.
Does SI8275GB-IM1R support high-side and low-side configurations in a single half-bridge?
SI8275GB-IM1R does not integrate overlap protection or programmable dead time - it is a dual independent driver. To implement a half-bridge, external logic must ensure non-overlapping VIA/VIB signals, or SI8275GB-IM1R must be paired with a dedicated dead-time controller. Its separate VDDA/GNDA and VDDB/GNDB supplies allow true galvanic separation for high-side/low-side use.
What are the UVLO thresholds for SI8275GB-IM1R's input and driver supplies?
Per Skyworks datasheet 206327E, SI8275GB-IM1R has independent UVLO circuits: VDDI UVLO+ = 2.3 V typical, UVLO– = 2.1 V typical; VDDA/VDDB UVLO+ = 3.9 V typical, UVLO– = 3.7 V typical. Outputs default low during UVLO, and recovery requires tSTART (~1 µs) after supply crosses UVLO+.
Can SI8275GB-IM1R drive SiC or GaN FETs effectively?
Yes - SI8275GB-IM1R delivers 4 A peak source/sink current with ≤60 ns propagation delay and 2.7 Ω/1.0 Ω RDS(ON) output stages, enabling direct drive of medium-power SiC MOSFETs (e.g., 650 V/40 mΩ) and GaN HEMTs up to 100 kHz. Its 200 kV/µs CMTI prevents false triggering in fast-switching GaN applications.
Is SI8275GB-IM1R pin-compatible with other Si827x variants like SI8273 or SI8274?
No - SI8275GB-IM1R uses the SOIC-16 pinout defined for dual drivers (Table 2), which differs from SI8273 (high-side/low-side with overlap protection) and SI8274 (PWM-input with DT pin). While all share the same package footprint, pin functions for EN, NC, and supply rails are not interchangeable; PCB layout must match SI8275-specific assignment.
SI8275GB-IM1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si827x
- Package/Case:
- 14-VDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- RF Coupling
- Number of Channels:
- 2
- Voltage - Isolation:
- 2500Vrms
- Common Mode Transient Immunity (Min):
- 150kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 60ns, 60ns
- Pulse Width Distortion (Max):
- 8ns
- Rise / Fall Time (Typ):
- 10.5ns, 13.3ns
- Current - Output High, Low:
- 1.8A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 4.2V ~ 30V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-QFN (5x5)
- Approval Agency:
- CQC, CSA, UL, VDE
SI8275GB-IM1R FAQ
1.How can I place an order for SI8275GB-IM1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8275GB-IM1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8275GB-IM1R reliable?
The price and inventory of SI8275GB-IM1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8275GB-IM1R is usually 5 days.
3.What payment methods are accepted for SI8275GB-IM1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8275GB-IM1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8275GB-IM1R?
SI8275GB-IM1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8275GB-IM1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8275GB-IM1R?
For technical support, including SI8275GB-IM1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8275GB-IM1R requirements.
6.How does Aetrix verify that SI8275GB-IM1R is sourced from the original manufacturer or authorized distributors?
All SI8275GB-IM1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8275GB-IM1R meets industry standards.
7.What is the process for return or replacement of SI8275GB-IM1R?
All SI8275GB-IM1R units undergo pre-shipment inspection (PSI). If there is an issue with SI8275GB-IM1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8275GB-IM1R part is unused and in its original packaging.
Return procedure for SI8275GB-IM1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8275GB-IM1R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
