Skyworks Solutions Inc. SI8286DD-ISR
- Part No.:
- SI8286DD-ISR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8286DD-ISR.pdf
- Description:
- DGTL ISO 5KV 1CH GATE DVR 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,368
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8286DD-ISR from Skyworks is a SiC FET–ready isolated gate driver with integrated DC-DC converter, designed for high-reliability motor inverters and traction systems. It delivers 4 A peak sink/source drive current, supports 13 V UVLO threshold, features desaturation detection with <1 µs fault response, and provides reinforced isolation rated at 5.0 kVrms per UL1577 - enabling robust operation in 800 V SiC-based EV power stages.
For engineers reviewing the SI8286DD-ISR datasheet, SI8286DD-ISR pinout, SI8286DD-ISR application, or SI8286DD-ISR equivalent, this page details its dual-channel isolation architecture, soft shutdown behavior, Miller clamp implementation, and compatibility with external transformer–based isolated bias supplies - all critical for IGBT/SiC half-bridge gate drive design and functional safety validation.
Technical Context
The SI8286DD-ISR implements a proprietary RF-based isolation channel with on/off keying modulation, delivering 125 kV/µs common-mode transient immunity (CMTI) and supporting up to 1 MHz PWM switching. Its integrated DC-DC controller uses external power switches and closed-loop current-mode control to generate isolated VDDB supply, with programmable frequency, soft-start, and shutdown functions enabled via SH/FC and SS pins.
On the output side, it provides separate VH and VL terminals for independent gate resistor control, a dedicated DSAT pin with 7 V desat threshold and 220 mV hysteresis, and an active Miller clamp (CLMP) tied to VMID to suppress parasitic turn-on in half-bridge topologies. The RDY pin confirms dual-side power readiness, while FLTb and RSTb support system-level fault reporting and recovery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 5.0 kVrms (UL1577), reinforced insulation per IEC/VDE/GB 62368-1 - enables direct use in 800 V DC bus systems without additional creepage/clearance measures. |
| Peak Output Current | ±4 A - sufficient to drive large SiC FETs (e.g., 1200 V/100 A modules) with fast dV/dt control and low gate charge loss. |
| UVLO Threshold | 13 V (VDDB to VMID) - optimized for SiC FET gate bias requirements, preventing partial turn-on during brownout conditions. |
| Desat Detection | 7 V threshold + 220 mV hysteresis, blanking time set by external CBL - detects IGBT/SiC FET overcurrent within <1 µs and triggers controlled soft shutdown. |
| CMTI | 125 kV/µs - ensures reliable signal integrity in high-di/dt motor drive environments with minimal false triggering. |
| DC-DC Control | External switch configuration with programmable frequency, soft-start, and shutdown - supports flexible isolated bias generation using discrete MOSFETs and custom transformers. |
| Operating Temp | –40 °C to +125 °C - qualified per AEC-Q100 Grade 1, suitable for under-hood automotive traction inverter applications. |
Pinout & Package
SI8286DD-ISR is housed in a 24-pin wide-body SOIC package (WB SOIC-24) with 1.27 mm pitch, RoHS-compliant, and rated for 260 °C reflow. The package provides enhanced creepage (>8.3 mm) and clearance (>8.0 mm) for reinforced isolation in high-voltage systems.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA | Primary-side supply input | Accepts 4.5–24 V; powers internal logic and RF transmitter; requires local 0.1 µF + 10 µF bypassing. |
| IN+ | Non-inverting input | Active-high control signal; complementary to IN–; CMOS-compatible with 3.3/5 V logic levels. |
| IN– | Inverting input | Active-low control signal; when held high, IN+ becomes active-low; enables differential noise rejection. |
| RSTb | Active-low reset | Clears DESAT fault latching; must be pulsed low ≥350 ns after FLTb assertion to resume operation. |
| RDY | Power-ready indicator | Push-pull output goes high only when both VDDA and VDDB are above UVLO thresholds - used for system power sequencing. |
| FLTb | Fault indicator | Open-drain output pulled low during DESAT or UVLO fault; requires external 1 kΩ pull-up for noise immunity. |
| VH / VL | Gate drive outputs | Separate high-side (VH) and low-side (VL) terminals enable independent gate resistor selection for precise rise/fall time tuning. |
| DSAT | Desaturation sense input | Monitors switch VCE/VDS via external RDSAT/DDSAT; internal 7 V comparator triggers soft shutdown on overcurrent. |
| CLMP | Miller clamp control | Connects to VMID to actively clamp gate during high dV/dt events - prevents parasitic turn-on in half-bridge configurations. |
| SH/FC | Shutdown/Frequency control | Configures DC-DC converter shutdown mode and sets switching frequency (Si8284 variant only); requires external RC network. |
| SS | Soft-start control | Adjusts DC-DC startup ramp rate to limit inrush current; connected to external capacitor for timing control. |
| VMID | Reference midpoint | Common node for VSSB connection (if no negative bias) and DSAT/CLMP reference; must be shorted to VSSB unless negative gate bias is used. |
| VDDB / VSSB | Secondary-side supply | Isolated output rails powering gate driver stage; require 0.1 µF + 10 µF local decoupling; VSSB tied to VMID unless negative bias applied. |
| ESW | External switch driver | Drives external MOSFET gate in Si8284 DC-DC topology; supports high-input-voltage isolated bias generation (e.g., 12–24 V input). |
| COMP | DC-DC error amplifier output | Provides feedback loop compensation point for stable regulation of VDDB; connects to external RC network per design requirements. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated DC-DC controller with external switch | Enables scalable isolated bias generation up to 24 V input; eliminates need for separate isolated DC-DC module and reduces BOM count by ≥3 components. |
| Dual independent gate drive outputs (VH/VL) | Allows asymmetric gate resistor networks to independently tune turn-on/turn-off speed - critical for minimizing switching losses and EMI in SiC half-bridges. |
| Programmable soft-start and shutdown | Prevents inrush current and uncontrolled startup in high-capacitance gate drive circuits; configurable via external RC on SS and SH/FC pins. |
| Miller clamp with VMID reference | Actively pulls gate to VMID during high dV/dt events - eliminates need for external clamping transistor and improves reliability in 800 V SiC systems. |
| DESAT detection with blanking timer | Uses internal current source and external CBL to mask turn-on transients; supports SiC-optimized blanking (220–270 pF) and avoids false fault trips. |
| AEC-Q100 Grade 1 qualification | Validated for automotive traction inverters with PPAP documentation, IMDS/CAMDS compliance, and zero-defect manufacturing flow - meets ASIL-B system requirements. |
Applications
| Industrial Motor Inverters | Renewable Energy Inverters |
|---|---|
Use Scenario: High-efficiency 3-phase VFDs driving permanent magnet motors in HVAC and industrial pumps. IC Role / Device Role / Timing Role: Isolated gate driver controlling 1200 V SiC FET half-bridges with synchronized DESAT protection and soft shutdown. Use Value: Enables >99% inverter efficiency at 100 kHz switching, reduces thermal stress via 125 kV/µs CMTI, and eliminates external fault management ICs. |
Use Scenario: Grid-tied solar string inverters requiring reinforced isolation between DC input and AC output stages. IC Role / Device Role / Timing Role: Dual-channel isolated driver managing high-side/low-side SiC switches in interleaved boost and H-bridge stages. Use Value: Integrates DESAT, RDY, and FLTb signaling into single package - simplifies functional safety certification (IEC 62109) and reduces PCB area by 35% vs. discrete solutions. |
| Electric Vehicle Traction Inverters | On-Board Chargers (OBC) |
Use Scenario: 800 V battery-powered traction inverters in BEVs, operating at ambient temperatures up to 125 °C. IC Role / Device Role / Timing Role: AEC-Q100 qualified gate driver providing isolated gate control, real-time DESAT monitoring, and fault reporting to MCU via FLTb/RSTb. Use Value: Supports 13 V UVLO for SiC gate bias stability, withstands 5.0 kVrms isolation stress, and enables ASIL-B compliant diagnostics without external supervision. |
Use Scenario: Bidirectional OBCs using SiC FETs in totem-pole PFC and dual-active-bridge DC-DC stages. IC Role / Device Role / Timing Role: Isolated driver with integrated DC-DC converter generating ±15 V gate bias from 12 V auxiliary rail - eliminating isolated bias supply. Use Value: Reduces component count by replacing discrete isolated DC-DC + gate driver combo; achieves 83% DC-DC efficiency and <1 µs fault response for grid fault ride-through. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8284DD-ISR | Same pinout, identical DC-DC architecture (external switch), but includes programmable frequency and soft-start - SI8286DD-ISR lacks SH/FC and SS pins per ordering guide. | SI8284DD-ISR supports EMI optimization via frequency dithering; SI8286DD-ISR uses fixed-frequency DC-DC operation. | Select SI8286DD-ISR when fixed-frequency DC-DC and simplified layout are prioritized; choose SI8284DD-ISR for EMI-sensitive designs requiring adjustable switching frequency. |
| UCC5870QDWJRQ1 | TI's 5.7 kVRMS isolated driver with integrated DC-DC; differs in UVLO (12.5 V), lower CMTI (100 kV/µs), and no programmable soft-start. | UCC5870QDWJRQ1 targets lower-cost automotive OBCs; lacks SiC-optimized 13 V UVLO and 7 V DESAT threshold of SI8286DD-ISR. | Choose UCC5870QDWJRQ1 for cost-sensitive 400 V systems; prefer SI8286DD-ISR for 800 V SiC traction inverters demanding higher isolation, CMTI, and SiC-specific protection. |
Compared with SI8284DD-ISR and UCC5870QDWJRQ1, SI8286DD-ISR offers fixed-frequency DC-DC simplicity and SiC-optimized 13 V UVLO/7 V DESAT, making it ideal for production-ready 800 V inverter platforms where layout predictability and SiC gate bias stability outweigh frequency tuning needs.
Availability
SI8286DD-ISR is available at Aetrix Electronics and suitable for electric vehicle traction inverters, industrial motor drives, and renewable energy grid-tie inverters requiring stable component supply across multi-year production cycles and automotive-grade lifecycle assurance.
Supply support for SI8286DD-ISR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and precision timing technologies.
The SI828x family was engineered specifically for high-reliability SiC and IGBT gate drive in automotive traction, industrial motor control, and renewable energy systems - emphasizing integrated safety, reinforced isolation, and system-level simplification.
FAQ
What is the isolation voltage rating of SI8286DD-ISR and which safety standards does it meet?
The SI8286DD-ISR provides 5.0 kVrms reinforced isolation per UL 1577 and complies with IEC/VDE/GB 62368-1 for reinforced insulation. This rating enables direct use in 800 V DC bus applications without additional isolation barriers. The device also carries AEC-Q100 Grade 1 qualification, confirming suitability for automotive under-hood environments where long-term reliability and high-voltage stress endurance are critical. SI8286DD-ISR maintains this isolation performance across its full –40 °C to +125 °C operating range.
Does SI8286DD-ISR support SiC FETs with 13 V gate bias, and how is UVLO configured?
Yes, SI8286DD-ISR is explicitly designed for SiC FETs and features a 13 V UVLO threshold (VDDB to VMID), ensuring robust gate drive only when sufficient bias voltage is present to maintain full enhancement and avoid linear-mode operation. The UVLO hysteresis is fixed, and the circuit remains engaged until VDDB rises above the turn-on threshold. SI8286DD-ISR does not require external resistive dividers or configuration - the 13 V UVLO is factory-trimmed and guaranteed across temperature and process variation.
How does the desaturation detection work on SI8286DD-ISR, and what external components are required?
SI8286DD-ISR detects desaturation via its DSAT pin, which monitors switch VCE/VDS through an external RDSAT resistor and DDSAT diode. An internal 7 V comparator with 220 mV hysteresis triggers fault response if the sensed voltage exceeds threshold after blanking. A 220–270 pF blanking capacitor (CBL) between DSAT and VMID sets blanking time. SI8286DD-ISR integrates the current source and comparator - only RDSAT, DDSAT, and CBL are needed externally to implement full DESAT protection.
What is the role of the CLMP pin on SI8286DD-ISR, and how should it be connected?
The CLMP pin on SI8286DD-ISR enables active Miller clamping by connecting directly to VMID. During high dV/dt events (e.g., top-switch turn-on), the internal clamp circuit pulls the gate toward VMID, preventing parasitic turn-on of the bottom switch in half-bridge configurations. No external transistor is required - CLMP must be shorted to VMID, and VMID must be tied to VSSB unless a negative gate bias is intentionally used. This integrated clamp eliminates a common failure point in discrete gate drive designs.
Can SI8286DD-ISR generate its own isolated gate supply, and what transformer specifications are needed?
Yes, SI8286DD-ISR integrates a DC-DC controller that drives an external MOSFET switch (via ESW pin) to generate isolated VDDB from primary-side VDDA. It requires a custom miniature transformer with tight coupling between secondary windings to deliver dual-rail output (e.g., +15 V/–5 V). Skyworks recommends low-leakage, low-forward-voltage Schottky rectifiers and specifies typical turns ratios (e.g., 1:1:1) in AN1112. SI8286DD-ISR achieves 83% DC-DC efficiency and supports up to 24 V input without external regulators.
SI8286DD-ISR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Number of Channels:
- 1
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 125kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 50ns, 50ns
- Pulse Width Distortion (Max):
- 5ns
- Rise / Fall Time (Typ):
- 5.5ns, 8.5ns
- Current - Output High, Low:
- 2A, 4.1A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 14V ~ 30V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
- Approval Agency:
- CQC, CSA, UR, VDE
SI8286DD-ISR FAQ
1.How can I place an order for SI8286DD-ISR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8286DD-ISR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8286DD-ISR reliable?
The price and inventory of SI8286DD-ISR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8286DD-ISR is usually 5 days.
3.What payment methods are accepted for SI8286DD-ISR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8286DD-ISR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8286DD-ISR?
SI8286DD-ISR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8286DD-ISR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8286DD-ISR?
For technical support, including SI8286DD-ISR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8286DD-ISR requirements.
6.How does Aetrix verify that SI8286DD-ISR is sourced from the original manufacturer or authorized distributors?
All SI8286DD-ISR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8286DD-ISR meets industry standards.
7.What is the process for return or replacement of SI8286DD-ISR?
All SI8286DD-ISR units undergo pre-shipment inspection (PSI). If there is an issue with SI8286DD-ISR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8286DD-ISR part is unused and in its original packaging.
Return procedure for SI8286DD-ISR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8286DD-ISR Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
