My Inquiry
My Account
Skyworks Solutions Inc. SI82E29ACE-IS3R
- Part No.:
- SI82E29ACE-IS3R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82E29ACE-IS3R.pdf
- Description:
- 6 KV 2-CHANNEL ISOLATED VALUE GA
- Quantity:
- Payment:
- Shipping:
Inventory:3,850
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82E29ACE-IS3R from Skyworks Solutions is a dual-channel isolated gate driver with 6 A peak output current, universal configuration (independent VIA/VIB inputs), and disable (DIS) control logic. It delivers <5 ns channel-to-channel skew, 200 kV/µs CMTI, and 6 kVRMS reinforced isolation for driving SiC/GaN MOSFETs and IGBTs in half-bridge power stages. Used in onboard chargers and motor drives requiring robust noise immunity and shoot-through prevention.
For engineers reviewing the SI82E29ACE-IS3R datasheet, SI82E29ACE-IS3R pinout, SI82E29ACE-IS3R application, or SI82E29ACE-IS3R equivalent, key selection criteria include its DIS-enabled universal input architecture, programmable dead time via external resistor, UVLO thresholds (4/8/12/15 V options), voltage-mode drive compatibility with standard gate resistors, and AEC-Q100 qualification for automotive-grade reliability.
Technical Context
The SI82E29ACE-IS3R implements capacitive silicon-dioxide (SiO₂) isolation with differential RF-modulated OOK signaling between logic and gate driver domains, enabling high CMTI and low propagation delay variation across temperature. Its universal input topology accepts independent non-inverting logic signals on VIA and VIB, with DIS asserted high to force both outputs low unconditionally.
Dead time is programmed externally via resistor-to-GND on DT pin (10–110 kΩ range), generating typical delays of 23–145 ns; connecting DT to VDDI disables dead time and overlap protection, converting operation to dual independent drivers. UVLO monitors VDDI, VDDA, and VDDB independently with hysteresis, ensuring safe startup/shutdown sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 6 kVRMS for 1 minute - meets UL 1577, VDE 60747-17, and CSA 62368-1 reinforced insulation requirements. |
| Channel-to-Channel Skew | <5 ns - ensures precise timing alignment between high-side and low-side gate drive edges in half-bridge topologies. |
| CMTI | >200 kV/µs - prevents false triggering under fast transient common-mode noise in high-dv/dt power systems. |
| Peak Output Current | 6 A sourcing/sinking - supports fast switching of high-capacitance wide-bandgap FETs without external buffers. |
| Input Supply Range | 3–20 V - compatible with 3.3 V, 5 V, and 15 V controller logic levels without level-shifting. |
| Gate Supply Range | 5–30 V - enables direct interface to 12 V or 15 V gate supplies used for SiC/GaN devices. |
| Operating Temperature | –40 to +125 °C - qualified per AEC-Q100 Grade 1 for under-hood automotive applications. |
Pinout & Package
Narrow-body 16-pin SOIC package (SOIC-16 NB) with creepage ≥8.3 mm and clearance ≥8.0 mm; RoHS-compliant, halogen-free, and qualified to AEC-Q100.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Non-inverting logic input for Channel A | Accepts CMOS-level signal; controls VOA directly when DIS = L and DT not tied to VDDI. |
| VIB | Non-inverting logic input for Channel B | Accepts CMOS-level signal; controls VOB directly under same conditions as VIA. |
| DIS | Active-high disable control | Drives VOA and VOB low unconditionally when high; overrides all input logic and UVLO states. |
| DT | Dead time programming input | Resistor-to-GND sets dead time (23–145 ns); tie to VDDI to disable dead time and overlap protection. |
| VDDI | Logic input supply | 3–20 V input power; powers internal isolation modulator and digital logic; monitored by UVLO. |
| GNDI | Logic input ground | Reference for VIA, VIB, DIS, DT; galvanically isolated from GNDA/GNDB. |
| VDDA | Channel A gate driver supply | 5–30 V supply for high-side or independent driver A; UVLO threshold configurable (4/8/12/15 V). |
| GNDA | Channel A ground | Return path for VOA; isolated from GNDI and GNDB; enables high-side floating operation. |
| VDDB | Channel B gate driver supply | 5–30 V supply for low-side or independent driver B; independently monitored UVLO. |
| GNDB | Channel B ground | Return path for VOB; isolated from GNDI and GNDA. |
| VOA | Channel A output | Voltage-mode gate driver output; 6 A peak sourcing/sinking; includes short-circuit clamp to VDDA. |
| VOB | Channel B output | Voltage-mode gate driver output; 6 A peak sourcing/sinking; includes short-circuit clamp to VDDB. |
| VDDI (Pin 12 & 13) | Dual logic supply pins | Redundant VDDI connections improve power integrity and reduce impedance in high-noise environments. |
| NC (Pins 11 & 14) | No-connect terminals | Not bonded internally; must remain unconnected to avoid parasitic coupling or ESD path disruption. |
Key Features
| Feature | Design Value |
|---|---|
| Universal input architecture with DIS control | Enables independent high-side/low-side or dual independent gate drive without re-layout; DIS provides fail-safe shutdown. |
| Voltage-mode drive with external gate resistors | Eliminates need for complex current-source design; allows precise tuning of dV/dt, EMI, and overshoot via Rg selection. |
| Programmable dead time (23–145 ns) | Prevents shoot-through in half-bridge configurations using single external resistor; no microcontroller overhead required. |
| Independent triple UVLO monitoring | Guarantees safe operation during asymmetric power-up/down sequences; each supply (VDDI/VDDA/VDDB) has dedicated lockout. |
| AEC-Q100 Grade 1 qualification | Validated for automotive under-hood use (–40 to +125 °C ambient); includes HTOL, TC, and ESD testing per stress test plan. |
Applications
| Onboard Charger (OBC) | Industrial Motor Drive |
|---|---|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV charging systems with SiC-based totem-pole PFC and isolated DC-DC stages. IC Role / Device Role / Timing Role: SI82E29ACE-IS3R drives high-side/low-side SiC FETs in interleaved half-bridges, enforcing dead time to prevent shoot-through during zero-voltage switching transitions. Use Value: 200 kV/µs CMTI ensures reliable operation amid 100+ V/ns bus transients; 6 kVRMS isolation eliminates need for external isolation components in reinforced insulation designs. |
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/induction motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: SI82E29ACE-IS3R serves as isolated gate driver for inverter leg pairs, with DIS input linked to safety PLC for emergency stop-induced forced turn-off. Use Value: Sub-5 ns skew maintains precise phase alignment across PWM cycles; AEC-Q100 qualification enables reuse in safety-critical motion control platforms. |
| Uninterruptible Power Supply (UPS) | Renewable Energy Inverter |
Use Scenario: High-efficiency double-conversion UPS with SiC-based inverter stage operating at 100 kHz switching frequency. IC Role / Device Role / Timing Role: SI82E29ACE-IS3R drives complementary switches in full-bridge output stage, using DT pin to set 100 ns dead time for 1200 V SiC MOSFETs. Use Value: 6 A peak current sustains fast gate charging despite high Miller capacitance; 1500 VRMS working voltage supports 800 V DC bus designs. |
Use Scenario: Grid-tied solar string inverters with transformerless topology requiring reinforced isolation per IEC 62109. IC Role / Device Role / Timing Role: SI82E29ACE-IS3R isolates MCU PWM outputs from H-bridge IGBTs while providing independent UVLO on each gate supply rail. Use Value: Dual UVLO thresholds (e.g., 12 V on VDDA, 8 V on VDDB) enable staged gate supply sequencing to prevent latch-up during startup. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SIL1225CD-IM | Single-input PWM mode only; no independent VIA/VIB; fixed 100 ns dead time; lower 4 A peak output. | Best suited for cost-sensitive, non-redundant half-bridge applications where independent channel control is unnecessary. | Select SIL1225CD-IM only if design uses single PWM input and does not require DIS-based fail-safe shutdown. |
| UCC5390SCD | 3.3/5 V logic compatible only; no 3–20 V wide input range; higher 10 ns skew; no AEC-Q100 qualification. | Targeted at industrial servo drives with strict 5 V controller interfaces; lacks automotive qualification and extended input flexibility. | Choose UCC5390SCD only when system controller operates exclusively at 3.3/5 V and automotive compliance is not required. |
Compared with SIL1225CD-IM and UCC5390SCD, the SI82E29ACE-IS3R offers wider input voltage support, lower skew, AEC-Q100 qualification, and true universal input architecture-making it the preferred choice for automotive OBCs, high-reliability UPS, and systems requiring flexible control and robust fault response.
Availability
SI82E29ACE-IS3R is available at Aetrix Electronics and suitable for onboard chargers, industrial motor drives, uninterruptible power supplies, and renewable energy inverters requiring stable component supply, long-term lifecycle support, and automotive-grade reliability.
Supply support for SI82E29ACE-IS3R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, timing, and power management ICs.
The Si82Ex family was designed specifically for high-reliability isolated gate driving in EV traction inverters, OBCs, and industrial motor controls-leveraging proprietary capacitive isolation to replace aging optocoupler-based solutions.
FAQ
What is the function of the DIS pin on the SI82E29ACE-IS3R?
The DIS (Disable) pin on the SI82E29ACE-IS3R is an active-high control input that unconditionally forces both VOA and VOB outputs low, regardless of VIA, VIB, or power supply states. When DIS is driven high, the device enters a safe shutdown state within tDID (typ. 35 ns), overriding UVLO, dead time, and input logic. This feature is critical for fast fault response in automotive and industrial systems. The SI82E29ACE-IS3R requires DIS to be pulled low for normal operation, and its behavior is fully documented in Table 2 of the datasheet.
Does the SI82E29ACE-IS3R support both high-side/low-side and dual independent configurations?
Yes, the SI82E29ACE-IS3R supports both configurations via the DT pin. With DT connected to GND through a resistor (10–110 kΩ), it operates as a high-side/low-side driver with programmable dead time and overlap protection. When DT is tied to VDDI, dead time and overlap protection are disabled, allowing independent control of VOA by VIA and VOB by VIB-ideal for dual-switch topologies like synchronous buck or dual half-bridges. This universal architecture is confirmed in Figures 1–4 and Section 1.1.1 of the SI82E29ACE-IS3R datasheet.
What UVLO thresholds are available for the SI82E29ACE-IS3R?
The SI82E29ACE-IS3R offers factory-configurable UVLO thresholds of 4 V, 8 V, 12 V, or 15 V on VDDI, VDDA, and VDDB-each monitored independently. These thresholds ensure safe turn-on only after all supplies reach operational levels, preventing partial activation that could damage power switches. The specific UVLO setting for a given SI82E29ACE-IS3R unit is defined at manufacture and cannot be adjusted in-circuit. Selection is made at order time per Skyworks' ordering guide (page 51 of datasheet).
How does the SI82E29ACE-IS3R achieve 200 kV/µs CMTI?
The SI82E29ACE-IS3R achieves >200 kV/µs common-mode transient immunity through Skyworks' proprietary differential capacitive isolation architecture using two matched SiO₂ dielectric barriers. Signal transmission employs RF-modulated OOK encoding across isolated channels, rejecting fast common-mode edges via differential detection and high-frequency carrier rejection. This design eliminates the slow response and aging effects of optocouplers. Measured CMTI performance is validated per JEDEC JESD22-A114 and specified in Section 6.2.1 of the SI82E29ACE-IS3R datasheet.
Is the SI82E29ACE-IS3R qualified for automotive applications?
Yes, the SI82E29ACE-IS3R is AEC-Q100 Grade 1 qualified (–40 to +125 °C ambient), with full automotive-specific process flow, wafer fabrication, assembly, and test. It meets reinforced insulation requirements per UL 1577, VDE 60747-17, and CSA 62368-1, and supports 2 MOPP per IEC 60601-1. Automotive-grade variants undergo additional HTOL, temperature cycling, and ESD validation beyond standard industrial screening. This qualification is explicitly stated in the "Automotive grade is available" section of the SI82E29ACE-IS3R datasheet introduction.
SI82E29ACE-IS3R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82E29ACE-IS3R FAQ
1.How can I place an order for SI82E29ACE-IS3R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82E29ACE-IS3R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82E29ACE-IS3R reliable?
The price and inventory of SI82E29ACE-IS3R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82E29ACE-IS3R is usually 5 days.
3.What payment methods are accepted for SI82E29ACE-IS3R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82E29ACE-IS3R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82E29ACE-IS3R?
SI82E29ACE-IS3R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82E29ACE-IS3R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82E29ACE-IS3R?
For technical support, including SI82E29ACE-IS3R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82E29ACE-IS3R requirements.
6.How does Aetrix verify that SI82E29ACE-IS3R is sourced from the original manufacturer or authorized distributors?
All SI82E29ACE-IS3R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82E29ACE-IS3R meets industry standards.
7.What is the process for return or replacement of SI82E29ACE-IS3R?
All SI82E29ACE-IS3R units undergo pre-shipment inspection (PSI). If there is an issue with SI82E29ACE-IS3R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82E29ACE-IS3R part is unused and in its original packaging.
Return procedure for SI82E29ACE-IS3R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82E29ACE-IS3R Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
