My Inquiry
My Account
Skyworks Solutions Inc. SI82E89ACC-IS1R
- Part No.:
- SI82E89ACC-IS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82E89ACC-IS1R.pdf
- Description:
- 3.75 KV 2-CHANNEL ISOLATED VALUE
- Quantity:
- Payment:
- Shipping:
Inventory:3,721
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82E89ACC-IS1R from Skyworks Solutions is a dual-channel isolated gate driver with high-side/low-side configuration, 6 A peak output drive, <5 ns channel-to-channel skew, and 6 kVRMS reinforced isolation. It operates with 3–20 V logic supply and 5–30 V gate supply, and is designed for half-bridge SiC/GaN/MOSFET/IGBT control in automotive-grade power inverters.
For engineers reviewing the SI82E89ACC-IS1R datasheet, SI82E89ACC-IS1R pinout, SI82E89ACC-IS1R application, or SI82E89ACC-IS1R equivalent, key selection considerations include its disable-input (DIS) logic interface, programmable dead time via external resistor, UVLO thresholds (4/8/12/15 V options), CMTI > 200 kV/µs, and AEC-Q100 qualification for automotive systems.
Technical Context
The SI82E89ACC-IS1R implements capacitive silicon-dioxide isolation with differential RF-modulated OOK signaling, enabling precise timing and fault tolerance between input and outputs. Its architecture supports independent UVLO monitoring per supply rail (VDDI, VDDA, VDDB) and integrates active shutdown clamps to prevent parasitic turn-on during unpowered states.
This variant uses a PWM input (not VIA/VIB) with active-high DIS control, fixed high-side/low-side output mapping, and dead time programming via DT pin resistor. It features voltage-mode drive with external gate resistors defining peak sourcing/sinking current, and includes thermal shutdown at TSD+ = 150 °C with 1 ms hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 6 kVRMS for 1 minute (UL 1577, VDE 60747-17, CSA 62368-1) |
| Channel-to-Channel Skew | <5 ns - ensures synchronized switching in half-bridge topologies |
| Common-Mode Transient Immunity | >200 kV/µs - maintains signal integrity in fast-switching SiC/GaN circuits |
| Output Drive Strength | 6 A peak sourcing/sinking - directly drives high-gate-charge wide-bandgap FETs |
| Logic Input Supply Range | 3–20 V - compatible with 3.3 V, 5 V, and 15 V controller interfaces |
| Gate Supply Range | 5–30 V - supports 12 V and 15 V gate bias for IGBTs and SiC FETs |
| UVLO Thresholds | Configurable at 4 V, 8 V, 12 V, or 15 V - prevents erratic switching during brownout |
| Operating Temperature | –40 to +125 °C - qualified for under-hood automotive environments |
Pinout & Package
Narrow-body 16-pin SOIC package (SOIC-16 NB) with creepage ≥8.3 mm and clearance ≥8.0 mm per IEC 60664-1. Reinforced insulation barrier separates logic side (pins 1–8, 12–13) from gate driver side (pins 9–11, 14–16).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDI | Logic input power supply | Provides 3–20 V bias for CMOS input stage and internal isolator circuitry |
| GNDI | Logic input ground | Reference return for digital inputs; galvanically isolated from GNDA/GNDB |
| PWM | Single logic input for complementary outputs | Drives VOA high / VOB low when high; VOA low / VOB high when low |
| DIS | Active-high disable control | Forces both VOA and VOB low regardless of PWM state; used for fault shutdown |
| DT | Dead time programming input | Resistor to GNDI sets dead time (10–110 kΩ → ~18–200 ns); connect to VDDI to disable |
| VDDA | High-side gate driver supply | 5–30 V source for VOA output stage; supports bootstrap or isolated supply |
| GNDA | High-side gate driver ground | Return path for high-side FET gate loop; isolated from GNDI and GNDB |
| VDDB | Low-side gate driver supply | 5–30 V source for VOB output stage; referenced to system ground |
| GNDB | Low-side gate driver ground | System ground reference for low-side FET gate loop |
| VOA | High-side gate driver output | Voltage-mode output driving high-side FET gate; includes short-circuit clamp |
| VOB | Low-side gate driver output | Voltage-mode output driving low-side FET gate; includes shutdown clamp |
| NC | No connection | Pins 12, 13, and 16 are unconnected die pads; must remain floating |
Key Features
| Feature | Design Value |
|---|---|
| Capacitive silicon isolation | Enables 6 kVRMS rating, >200 kV/µs CMTI, and stable timing over temperature/aging |
| Programmable dead time | Adjustable 18–200 ns via external RDT; prevents shoot-through in half-bridge operation |
| Active shutdown clamp | Pulls VOA/VOB low when VDDA/VDDB is unpowered, eliminating parasitic FET turn-on |
| Voltage-mode drive | Uses external gate resistors to tune switching speed, overshoot, and EMI without changing IC |
| AEC-Q100 Grade 1 | Qualified for automotive applications with full traceability and zero-defect manufacturing flow |
| Integrated thermal protection | Shuts down at 150 °C and holds weak-low until temperature falls below hysteresis threshold |
Applications
| Onboard Charger (OBC) | Motor Inverter (Traction) |
|---|---|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV charging systems with SiC MOSFETs. IC Role / Device Role / Timing Role: High-side/low-side gate driver controlling half-bridge legs in interleaved totem-pole PFC and LLC resonant stages. Use Value: 6 kVRMS isolation enables safe integration between AC mains and battery domains; <5 ns skew ensures precise ZVS timing. |
Use Scenario: 3-phase inverter driving permanent magnet synchronous motors in electric vehicles. IC Role / Device Role / Timing Role: Isolated gate driver for each half-bridge leg, with DIS input tied to vehicle controller fault signal. Use Value: AEC-Q100 qualification and –40 to +125 °C operation support under-hood deployment; CMTI > 200 kV/µs suppresses noise in high-dV/dt motor phases. |
| Industrial UPS Inverter | Renewable Energy Inverter |
Use Scenario: Double-conversion online UPS delivering clean 50/60 Hz sine wave output from battery or grid. IC Role / Device Role / Timing Role: Dual-channel driver for IGBT-based H-bridge inverter stage with programmable dead time. Use Value: 30 V gate supply supports 15 V gate bias for robust IGBT turn-on; UVLO at 12 V prevents misfiring during brownout events. |
Use Scenario: Solar string inverter converting DC from PV arrays into grid-synchronized AC using SiC FETs. IC Role / Device Role / Timing Role: Isolated gate driver for high-frequency boost and grid-tie inverter stages with fast transient response. Use Value: 6 A peak drive reduces external gate driver complexity; narrow SOIC-16 footprint saves PCB space in thermally constrained enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si82E89ACD-IS1R | Same pinout and function but with enable (EN) instead of disable (DIS) logic; identical isolation and drive specs | Suitable where controller asserts active-high enable rather than active-high disable for fault response | Select based on system-level control signal polarity; no layout change required |
| UCC5390SCD | Texas Instruments part with 4 A drive, 5 kVRMS isolation, and integrated Miller clamp; different pinout and UVLO thresholds | Lower drive strength limits use with high-Qg SiC FETs; requires redesign of gate loop and dead time network | Consider only if lower cost outweighs reduced drive capability and requalification effort |
Compared with SI82E89ACC-IS1R, the Si82E89ACD-IS1R offers identical performance with inverted control logic, while UCC5390SCD trades drive strength and isolation margin for integrated protection features and different packaging-making it a functional alternative only after board-level redesign.
Availability
SI82E89ACC-IS1R is available at Aetrix Electronics and suitable for automotive onboard chargers, traction inverters, industrial UPS systems, and renewable energy inverters requiring stable component supply across extended product lifecycles.
Supply support for SI82E89ACC-IS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si82Ex family was developed to replace optocoupled gate drivers in high-reliability power systems, delivering superior CMTI, lifetime stability, and automotive-grade robustness for SiC/GaN-based converters.
FAQ
What is the isolation voltage rating of the SI82E89ACC-IS1R?
The SI82E89ACC-IS1R is safety-certified for 6 kVRMS isolation for one minute per UL 1577, VDE 60747-17, and CSA 62368-1 standards. Its reinforced insulation barrier provides 1500 VRMS working voltage and withstands 10 kV bipolar surge, making it suitable for high-voltage automotive and industrial power domains.
Does the SI82E89ACC-IS1R support both high-side and low-side gate driving in a single package?
Yes, the SI82E89ACC-IS1R is configured as a high-side/low-side driver with dedicated VOA (high-side) and VOB (low-side) outputs. It accepts a single PWM input and generates complementary outputs with user-programmable dead time, eliminating the need for external logic or timing components in half-bridge designs.
How is dead time controlled on the SI82E89ACC-IS1R?
Dead time on the SI82E89ACC-IS1R is set by connecting an external resistor (RDT) between the DT pin and GNDI. Values from 10 kΩ to 110 kΩ yield typical dead times of 18 ns to 200 ns. Connecting DT to VDDI disables dead time insertion and overlap protection, allowing dual independent driver operation.
What is the purpose of the DIS pin on the SI82E89ACC-IS1R?
The DIS (disable) pin on the SI82E89ACC-IS1R is an active-high control that forces both VOA and VOB outputs low regardless of the PWM input state. This provides immediate fault shutdown capability-critical in automotive and industrial systems where rapid de-energization of power switches is required for safety compliance.
Is the SI82E89ACC-IS1R qualified for automotive applications?
Yes, the SI82E89ACC-IS1R is AEC-Q100 Grade 1 qualified (–40 to +125 °C) and manufactured using automotive-specific process flows. It meets ISO/TS 16949 requirements and includes full traceability, zero-defect screening, and enhanced reliability testing for under-hood deployment in EV powertrain systems.
SI82E89ACC-IS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82E89ACC-IS1R FAQ
1.How can I place an order for SI82E89ACC-IS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82E89ACC-IS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82E89ACC-IS1R reliable?
The price and inventory of SI82E89ACC-IS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82E89ACC-IS1R is usually 5 days.
3.What payment methods are accepted for SI82E89ACC-IS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82E89ACC-IS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82E89ACC-IS1R?
SI82E89ACC-IS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82E89ACC-IS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82E89ACC-IS1R?
For technical support, including SI82E89ACC-IS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82E89ACC-IS1R requirements.
6.How does Aetrix verify that SI82E89ACC-IS1R is sourced from the original manufacturer or authorized distributors?
All SI82E89ACC-IS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82E89ACC-IS1R meets industry standards.
7.What is the process for return or replacement of SI82E89ACC-IS1R?
All SI82E89ACC-IS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI82E89ACC-IS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82E89ACC-IS1R part is unused and in its original packaging.
Return procedure for SI82E89ACC-IS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82E89ACC-IS1R Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
