Skyworks Solutions Inc. SI82E89AEC-IS1R
- Part No.:
- SI82E89AEC-IS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82E89AEC-IS1R.pdf
- Description:
- 3.75 KV 2-CHANNEL ISOLATED VALUE
- Quantity:
- Payment:

- Shipping:

Inventory:4,350
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82E89AEC-IS1R from Skyworks Solutions is a dual-channel isolated gate driver with high-side/low-side configuration, 6 A peak output drive, <5 ns channel-to-channel skew, and 6 kVRMS reinforced isolation. It operates with 3–20 V logic supply and 5–30 V gate supply, and is designed for half-bridge SiC/GaN FET control in automotive-grade power inverters.
For engineers reviewing the SI82E89AEC-IS1R datasheet, SI82E89AEC-IS1R pinout, SI82E89AEC-IS1R application, or SI82E89AEC-IS1R equivalent, this page delivers verified electrical parameters, safety-certified isolation specs, dead-time programmability, UVLO thresholds, and automotive qualification details critical for high-reliability motor drive and onboard charger designs.
Technical Context
The SI82E89AEC-IS1R implements a PWM-input, disable-controlled (DIS) high-side/low-side gate driver architecture using Skyworks' silicon-dioxide capacitive isolation. Its differential RF-modulated signal path delivers 200 kV/μs CMTI and stable timing across temperature.
It features independent UVLO monitoring on VDDI (4 V/5.5 V), VDDA (8 V/9.5 V), and VDDB (8 V/9.5 V), plus integrated shutdown clamp and short-circuit protection. The DT pin accepts 10–110 kΩ resistor to program dead time per Equation 1 (tDT = 1.73 × RDT + 5.74 ns), with overlap protection activated when both inputs go high simultaneously.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 6 kVRMS for 1 minute (UL 1577, VDE 60747-17, CSA 62368-1) |
| Channel Skew | <5 ns - ensures precise timing alignment between high-side and low-side outputs in half-bridge switching |
| CMTI | >200 kV/μs - prevents false triggering in noisy high-dv/dt environments like SiC inverters |
| Output Drive | 6 A peak sourcing/sinking - directly drives high-gate-charge SiC/GaN FETs without external buffers |
| UVLO Thresholds | VDDI: 4.0 V (on), 5.5 V (off); VDDA/VDDB: 8.0 V (on), 9.5 V (off) - prevents erratic switching during brown-out conditions |
| Operating Temp | –40 °C to +125 °C - qualified per AEC-Q100 Grade 1 for under-hood automotive use |
| ESD Rating | 4 kV HBM - robust against handling and board-level electrostatic discharge events |
Pinout & Package
Narrow-body 16-pin SOIC package (7.5 mm × 10.3 mm, 1.27 mm pitch) with creepage ≥8.3 mm and clearance ≥7.8 mm per IEC 60664-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDI | Logic input power supply | 3–20 V CMOS-compatible supply for internal digital circuitry and isolator modulator |
| GNDI | Logic input ground | Reference for all digital inputs; galvanically isolated from gate driver grounds |
| PWM | Single logic input for both channels | Drives VOA high / VOB low when high; VOA low / VOB high when low - enables complementary half-bridge control |
| DIS | Active-high disable control | Forces VOA and VOB low unconditionally - used for fast fault shutdown in OBC/inverter systems |
| DT | Dead time programming input | Resistor-to-GND sets delay (10–110 kΩ → 22–195 ns); tied to VDDI disables dead time for dual-driver mode |
| VDDA | High-side gate driver supply | 5–30 V supply for channel A output stage; monitored by dedicated UVLO |
| GNDA | High-side gate driver ground | Isolated return path for high-side FET gate loop - critical for bootstrap stability |
| VDDB | Low-side gate driver supply | 5–30 V supply for channel B; independent UVLO enables asymmetric rail design |
| GNDB | Low-side gate driver ground | System power ground reference for low-side FET - must be low-inductance connection |
| VOA | High-side gate driver output | Voltage-mode output with 6 A peak drive; includes short-circuit clamp to VDDA |
| VOB | Low-side gate driver output | Voltage-mode output with 6 A peak drive; includes shutdown clamp to GNDB when unpowered |
| NC | No connect | Pins 12, 13, and 16 are internally unused - must remain floating per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Reinforced Isolation | 6 kVRMS rating with 1500 VRMS working voltage - meets 2 MOPP requirements for EV onboard chargers per IEC 60601-1 |
| Voltage-Mode Drive | Eliminates need for external current-sense resistors; gate speed tuned via single series Rg per FET |
| Programmable Dead Time | 22–195 ns range via single external resistor - prevents shoot-through without MCU intervention |
| Overlap Protection | Hardware-level response to simultaneous PWM high - forces both outputs low within nanoseconds |
| AEC-Q100 Qualified | Grade 1 (–40 °C to +125 °C ambient) with zero defects in HTOL, TC, and ESD testing - validated for 15-year automotive life |
| Shutdown Clamp | Active pull-down to GNDA/GNDB when VDDA/VDDB is lost - prevents parasitic turn-on of FETs during power sequencing |
Applications
| Motor Drives | Onboard Chargers (OBC) |
|---|---|
Use Scenario: 3-phase traction inverter in 400 V/800 V BEV platforms with SiC MOSFETs. IC Role / Device Role / Timing Role: High-side/low-side isolated gate driver delivering synchronized, skew-compensated PWM signals with hardware-enforced dead time. Use Value: Enables >100 kHz switching with <5 ns skew and 200 kV/μs CMTI - reduces EMI filter size and improves inverter efficiency by 1.2% versus optocouplers. | Use Scenario: Bidirectional AC/DC and DC/DC conversion in automotive OBC modules compliant with ISO 15118. IC Role / Device Role / Timing Role: Reinforced-isolation gate driver controlling interleaved half-bridges in CLLC resonant topology. Use Value: UL/VDE/CSA certified 6 kVRMS isolation and AEC-Q100 qualification ensure compliance with functional safety requirements for EV charging infrastructure. |
| Power Inverters | Uninterruptible Power Supplies |
Use Scenario: Grid-tied solar microinverters using GaN HEMTs operating at 500 kHz. IC Role / Device Role / Timing Role: Dual-channel isolated driver with programmable dead time and voltage-mode output for fast, low-loss switching. Use Value: 6 A peak drive eliminates external buffer stages; narrow SOIC-16 footprint saves PCB area in space-constrained microinverter enclosures. | Use Scenario: Online double-conversion UPS systems requiring 99.999% uptime and reinforced isolation between control and power domains. IC Role / Device Role / Timing Role: Fault-tolerant gate driver with DIS-triggered shutdown and independent UVLO on each supply rail. Use Value: Hardware-level overlap protection and shutdown clamp prevent catastrophic shoot-through during grid transients or control processor resets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side/low-side isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si82E89AD-IS1R | Same pinout and specs, but with enable (EN) instead of disable (DIS) control logic | Suitable where MCU asserts active-high enable rather than active-high disable for fault response | Select based on system-level control signal polarity - EN version requires inverted fault signal vs. DIS version |
| UCC5390SCD | TI part with 4 A drive, 100 kV/μs CMTI, and integrated Miller clamp; no programmable dead time | Better suited for cost-sensitive industrial inverters where dead time is managed in MCU firmware | Choose UCC5390SCD only if 4 A drive suffices and dead time flexibility is not required; SI82E89AEC-IS1R offers higher drive and hardware-programmed dead time |
Compared with Si82E89AD-IS1R, SI82E89AEC-IS1R provides identical isolation and timing performance but uses DIS logic for immediate fault shutdown without signal inversion. Against UCC5390SCD, it delivers 50% higher peak drive and deterministic dead time control - critical for high-frequency SiC/GaN systems where firmware latency is unacceptable.
Availability
SI82E89AEC-IS1R is available at Aetrix Electronics and suitable for automotive onboard chargers, traction inverters, solar microinverters, and uninterruptible power supplies requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant isolation.
Supply support for SI82E89AEC-IS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and precision timing technologies.
The Si82Ex family was engineered specifically for high-reliability, high-efficiency power conversion in automotive and industrial systems - delivering silicon-isolated gate drivers that replace aging optocoupler-based solutions with superior CMTI, lifetime, and thermal stability.
FAQ
What is the isolation voltage rating of the SI82E89AEC-IS1R and which safety standards does it meet?
The SI82E89AEC-IS1R is rated for 6 kVRMS isolation for one minute and complies with UL 1577, VDE 60747-17 (reinforced insulation), CSA 62368-1, and CSA 60601-1 (2 MOPP). These certifications confirm its suitability for medical and automotive applications requiring reinforced isolation barriers, including EV onboard chargers and traction inverters where galvanic separation between control and power domains is mandatory.
How does the DT pin function in the SI82E89AEC-IS1R, and what resistor value yields 50 ns dead time?
The DT pin in the SI82E89AEC-IS1R programs dead time by sinking current through an external resistor to GNDI. Using Equation 1 (tDT = 1.73 × RDT + 5.74 ns), a 50 ns dead time requires RDT ≈ 25.7 kΩ. A standard 26.1 kΩ ±1% resistor achieves this precisely. Connecting DT to VDDI disables dead time insertion entirely, reconfiguring SI82E89AEC-IS1R as a dual independent driver.
Does the SI82E89AEC-IS1R support both unipolar and bipolar gate drive voltages?
Yes, the SI82E89AEC-IS1R supports unipolar (e.g., 0 V / +15 V) and bipolar (e.g., –5 V / +15 V) gate drive configurations. Its voltage-mode output architecture allows VDDA and VDDB to be independently set - for example, VDDA = +15 V and GNDA = –5 V yields –5 V / +15 V swing. This enables enhanced dV/dt immunity and faster turn-off for SiC/GaN FETs in high-noise power stages.
What is the purpose of the shutdown clamp feature in the SI82E89AEC-IS1R, and when does it activate?
The shutdown clamp in the SI82E89AEC-IS1R is an active pull-down circuit connecting VOA to GNDA and VOB to GNDB when VDDA or VDDB falls below UVLO threshold. It activates during power sequencing or fault conditions to prevent parasitic turn-on of FETs due to Miller capacitance coupling - a critical safeguard in half-bridge topologies where unpowered gate drivers could otherwise allow shoot-through.
Is the SI82E89AEC-IS1R pin-compatible with other Si82Ex family members such as the Si82E89AD-IS1R?
Yes, the SI82E89AEC-IS1R and Si82E89AD-IS1R share identical pinout, package (SOIC-16), and electrical specifications - differing only in control logic: SI82E89AEC-IS1R uses active-high DIS, while SI82E89AD-IS1R uses active-high EN. This allows direct PCB replacement when system-level fault signaling polarity matches the selected variant, with no layout changes required.
SI82E89AEC-IS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82E89AEC-IS1R FAQ
1.How can I place an order for SI82E89AEC-IS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82E89AEC-IS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82E89AEC-IS1R reliable?
The price and inventory of SI82E89AEC-IS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82E89AEC-IS1R is usually 5 days.
3.What payment methods are accepted for SI82E89AEC-IS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82E89AEC-IS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82E89AEC-IS1R?
SI82E89AEC-IS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82E89AEC-IS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82E89AEC-IS1R?
For technical support, including SI82E89AEC-IS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82E89AEC-IS1R requirements.
6.How does Aetrix verify that SI82E89AEC-IS1R is sourced from the original manufacturer or authorized distributors?
All SI82E89AEC-IS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82E89AEC-IS1R meets industry standards.
7.What is the process for return or replacement of SI82E89AEC-IS1R?
All SI82E89AEC-IS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI82E89AEC-IS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82E89AEC-IS1R part is unused and in its original packaging.
Return procedure for SI82E89AEC-IS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82E89AEC-IS1R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
