My Inquiry
My Account
Skyworks Solutions Inc. SI82E89AGC-IS1R
- Part No.:
- SI82E89AGC-IS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82E89AGC-IS1R.pdf
- Description:
- 3.75 KV 2-CHANNEL ISOLATED VALUE
- Quantity:
- Payment:
- Shipping:
Inventory:3,839
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82E89AGC-IS1R from Skyworks Solutions is a dual-channel isolated gate driver with high-side/low-side configuration, 6 A peak output drive strength, <5 ns channel-to-channel skew, and 6 kVRMS reinforced isolation. It operates with 3–20 V logic supply and 5–30 V gate supply, and features programmable dead time, UVLO (12 V threshold), and CMOS inputs - designed for half-bridge SiC/GaN FET control in onboard chargers and motor drives.
For engineers reviewing the SI82E89AGC-IS1R datasheet, SI82E89AGC-IS1R pinout, SI82E89AGC-IS1R application, or SI82E89AGC-IS1R equivalent, key selection criteria include its disable-input (DIS) logic interface, SOIC-16 narrow-body package, 200 kV/µs CMTI, automotive-grade AEC-Q100 qualification, and integrated overlap protection for shoot-through prevention in high-frequency power converters.
Technical Context
The SI82E89AGC-IS1R implements capacitive silicon-dioxide isolation with differential RF-modulated OOK signaling, enabling precise timing and fault-tolerant signal transfer between logic and gate domains. Its architecture supports independent UVLO monitoring per supply rail (VDDI, VDDA, VDDB) and includes active shutdown clamps to prevent parasitic turn-on during unpowered conditions.
This variant uses a PWM input (not VIA/VIB) with active-high DIS control and fixed 12 V UVLO on both gate supplies. Dead time is resistor-programmable via DT pin (10–110 kΩ), and overlap protection forces both outputs low when PWM and DIS are simultaneously asserted - critical for robust half-bridge operation under fault transients.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 6 kVRMS for 1 minute (UL 1577), reinforced insulation per IEC 62368-1 & IEC 60747-17 |
| Channel-to-Channel Skew | <5 ns - ensures synchronous switching of high-side and low-side FETs in half-bridge topologies |
| CMTI | >200 kV/µs - maintains signal integrity in high-dV/dt environments like SiC/GaN inverters |
| Output Drive Strength | 6 A peak sourcing/sinking - directly drives high-capacitance wide-bandgap FET gates without external buffers |
| UVLO Threshold | 12 V on VDDA and VDDB - prevents erratic switching during gate supply brownout in 12 V–24 V systems |
| Operating Temperature | –40 °C to +125 °C - qualified for under-hood automotive and industrial motor drive ambient conditions |
| ESD Rating | 4 kV HBM - withstands handling and board-level electrostatic discharge without latch-up or parametric shift |
Pinout & Package
Narrow-body 16-pin SOIC (SOIC-16 NB) package with creepage ≥8.3 mm and clearance ≥8.0 mm - optimized for high-voltage spacing in compact power modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, VIA | Non-inverting logic input A | Not used in SI82E89AGC-IS1R - this variant uses PWM input only (pins 1 and 2 are NC) |
| 2, VIB | Non-inverting logic input B | Not used - SI82E89AGC-IS1R is PWM-input type; pins 1 and 2 are no-connect |
| 3, VDDA | High-side gate driver supply | Provides 5–30 V power to output stage A; monitored by dedicated 12 V UVLO |
| 4, VOA | High-side gate driver output | Sources/sinks up to 6 A; clamped to VDDA during short-circuit events |
| 5, GNDA | High-side ground reference | Isolated return path for VDDA/VOA; requires separate layout island from logic ground |
| 6, VDDB | Low-side gate driver supply | Provides 5–30 V power to output stage B; monitored by dedicated 12 V UVLO |
| 7, VOB | Low-side gate driver output | Sources/sinks up to 6 A; includes active pull-down clamp when unpowered |
| 8, GNDB | Low-side ground reference | Isolated return path for VDDB/VOB; may share plane with system power ground |
| 9, VDDI | Logic input supply | 3–20 V supply for internal isolator and input circuitry; enables CMOS-compatible interface |
| 10, GNDI | Logic input ground | Reference for all digital inputs (PWM, DIS, DT); must be separated from GNDA/GNDB |
| 11, PWM | Single logic input for both channels | Drives VOA high / VOB low when high; VOA low / VOB high when low - defines complementary operation |
| 12, DT | Dead time programming input | Resistor-to-GND sets dead time (10–110 kΩ → ~17–200 ns); connect to VDDI to disable dead time |
| 13, DIS | Active-high disable control | Forces VOA and VOB low regardless of PWM state - used for fast fault shutdown in safety-critical systems |
| 14, NC | No connection | Unbonded pad; must remain floating - no routing or thermal pad connection |
| 15, NC | No connection | Unbonded pad; must remain floating |
| 16, NC | No connection | Unbonded pad; must remain floating |
Key Features
| Feature | Design Value |
|---|---|
| Programmable dead time with overlap protection | Resistor-adjustable delay (17–200 ns) plus automatic dual-output clamp on simultaneous input assertion - eliminates shoot-through risk in half-bridge designs |
| Voltage-mode gate drive | Output behaves as controlled voltage source; gate resistor selection directly tunes rise/fall times and EMI without current-loop complexity |
| Dual independent UVLO monitors | 12 V thresholds on VDDA and VDDB ensure each output channel shuts down independently if its gate supply drops - prevents asymmetric switching failure |
| Shutdown clamp on unpowered outputs | Active pull-down to GNDA/GNDB prevents Miller-induced turn-on of FETs when gate supplies are off - critical for safe startup/shutdown sequencing |
| AEC-Q100 Grade 1 qualification | Validated for automotive applications including onboard chargers and traction inverters - includes HTOL, TC, UHAST, and ESD testing per stress requirements |
Applications
| Onboard Charger (OBC) | Industrial Motor Drive |
|---|---|
|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV charging systems with SiC MOSFETs operating at 100–300 kHz. IC Role / Device Role / Timing Role: High-side/low-side gate driver controlling half-bridge legs in totem-pole PFC and isolated DC-DC stages. Use Value: 200 kV/µs CMTI and <5 ns skew enable clean switching at high frequency while maintaining isolation integrity across 800 V bus rails. |
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM motors in HVAC compressors and servo drives using discrete GaN FETs. IC Role / Device Role / Timing Role: Isolated gate driver for inverter half-bridges with fast disable (DIS) response to overcurrent faults detected by current sensors. Use Value: 6 A drive strength reduces external gate buffer requirements; 12 V UVLO aligns with standard 12 V auxiliary supply rails in motor control PCBs. |
| Renewable Energy Inverter | Uninterruptible Power Supply (UPS) |
|
Use Scenario: Grid-tied solar microinverters requiring high efficiency and long service life under thermal cycling. IC Role / Device Role / Timing Role: Dual-channel isolated driver for interleaved half-bridge output stages driving SiC switches. Use Value: Silicon isolation technology provides stable timing performance over temperature and lifetime - unlike optocouplers that degrade with age and bias current drift. |
Use Scenario: Online double-conversion UPS with battery backup, where reliability and fail-safe behavior are paramount. IC Role / Device Role / Timing Role: Gate driver for inverter bridge with DIS input tied to system watchdog timer for autonomous shutdown on controller failure. Use Value: No unknown output states and active shutdown clamps guarantee FETs remain off during power loss or MCU lockup - preventing catastrophic bus short circuits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si82E89AD-IS1R | Same pinout and function but with EN (enable) instead of DIS (disable) logic; identical UVLO, skew, and isolation specs | Requires active-high enable signal rather than active-high disable; suitable when fault shutdown is handled upstream | Select SI82E89AGC-IS1R when fast, local hardware-level disable is needed; choose Si82E89AD-IS1R when system-level enable sequencing is preferred |
| UCC5390SCD | TI part with 10 A drive, 3.3–15 V logic supply, and 5.7 kVRMS isolation; lacks programmable dead time and uses different UVLO thresholds (6.5 V/7.5 V) | Better suited for higher-current GaN drivers but requires external dead time circuitry and has lower CMTI (150 kV/µs) | Choose SI82E89AGC-IS1R for integrated dead time, higher CMTI, and automotive qualification; use UCC5390SCD only when >6 A drive is mandatory and layout allows external timing components |
Compared with Si82E89AD-IS1R, SI82E89AGC-IS1R offers faster fault response via DIS assertion, while versus UCC5390SCD it delivers superior noise immunity, built-in overlap protection, and AEC-Q100 compliance - making it optimal for space-constrained, safety-critical automotive and industrial half-bridge designs.
Availability
SI82E89AGC-IS1R is available at Aetrix Electronics and suitable for onboard chargers, industrial motor drives, and renewable energy inverters requiring stable component supply, automotive-grade reliability, and reinforced isolation certification.
Supply support for SI82E89AGC-IS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for high-performance wireless and power systems.
The Si82Ex family was developed to replace aging optocoupled gate drivers with robust, high-speed, silicon-isolated alternatives for next-generation SiC and GaN power converters - emphasizing timing precision, longevity, and system-level safety compliance.
FAQ
What is the function of the DIS pin on the SI82E89AGC-IS1R?
The DIS (Disable) pin on the SI82E89AGC-IS1R is an active-high control input that unconditionally forces both VOA and VOB outputs low, regardless of the PWM signal state. This provides hardware-level fault shutdown capability with guaranteed response within tDID (typically 35 ns). The SI82E89AGC-IS1R uses DIS instead of EN, distinguishing it from variants like Si82E89AD-IS1R. This feature is essential for rapid protection against overcurrent or overtemperature events in automotive and industrial systems.
Does the SI82E89AGC-IS1R support bootstrap high-side gate drive?
Yes, the SI82E89AGC-IS1R supports bootstrap high-side gate drive through its VDDA pin. When configured in half-bridge topology, VDDA can be powered via a bootstrap capacitor charged through a diode during the low-side conduction phase. The device's 5–30 V gate supply range and integrated shutdown clamp ensure reliable operation during bootstrap voltage droop. External components (bootstrap diode, capacitor, and current-limiting resistor) must be selected per the load capacitance and switching frequency - details are provided in Skyworks AN486.
What UVLO thresholds are implemented in the SI82E89AGC-IS1R?
The SI82E89AGC-IS1R features fixed 12 V undervoltage lockout (UVLO) thresholds on both VDDA and VDDB gate supply rails, with hysteresis of approximately 0.5 V. The logic supply VDDI has a separate UVLO threshold of 4 V (typical). These thresholds are factory-configured and non-adjustable - consistent across all Si82E89x variants. If VDDA or VDDB falls below 12 V, the corresponding output (VOA or VOB) is forced low, preventing partial or erratic gate drive during supply brownout.
Can the SI82E89AGC-IS1R be used in universal (dual independent) mode?
No, the SI82E89AGC-IS1R is specifically configured for high-side/low-side operation with a single PWM input and DIS control - it does not support universal (independent VIA/VIB) mode. Pin 1 (VIA) and pin 2 (VIB) are no-connect in this variant, as confirmed by Skyworks' ordering guide and pinout diagrams. To achieve dual independent channel control, select a Si82E29x or Si82E39x variant instead. Attempting to repurpose SI82E89AGC-IS1R for universal mode will result in undefined behavior.
What certifications apply to the SI82E89AGC-IS1R?
The SI82E89AGC-IS1R carries UL 1577 recognition (6 kVRMS for 1 minute), CSA certification to IEC 62368-1 (reinforced insulation) and IEC 60601-1 (2 MOPP), VDE certification to IEC 60747-17 (reinforced insulation), and CQC approval to GB4943.1. It is also AEC-Q100 Grade 1 qualified (–40 °C to +125 °C ambient) and RoHS compliant. All certifications are verified per the Skyworks Certificate of Conformance and apply to the SI82E89AGC-IS1R device in its SOIC-16 NB package.
SI82E89AGC-IS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82E89AGC-IS1R FAQ
1.How can I place an order for SI82E89AGC-IS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82E89AGC-IS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82E89AGC-IS1R reliable?
The price and inventory of SI82E89AGC-IS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82E89AGC-IS1R is usually 5 days.
3.What payment methods are accepted for SI82E89AGC-IS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82E89AGC-IS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82E89AGC-IS1R?
SI82E89AGC-IS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82E89AGC-IS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82E89AGC-IS1R?
For technical support, including SI82E89AGC-IS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82E89AGC-IS1R requirements.
6.How does Aetrix verify that SI82E89AGC-IS1R is sourced from the original manufacturer or authorized distributors?
All SI82E89AGC-IS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82E89AGC-IS1R meets industry standards.
7.What is the process for return or replacement of SI82E89AGC-IS1R?
All SI82E89AGC-IS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI82E89AGC-IS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82E89AGC-IS1R part is unused and in its original packaging.
Return procedure for SI82E89AGC-IS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82E89AGC-IS1R Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
