Skyworks Solutions Inc. SI82E99ACC-IS1R
- Part No.:
- SI82E99ACC-IS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82E99ACC-IS1R.pdf
- Description:
- 3.75 KV 2-CHANNEL ISOLATED VALUE
- Quantity:
- Payment:

- Shipping:

Inventory:1,981
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82E99ACC-IS1R from Skyworks Solutions is a dual-channel isolated gate driver with high-side/low-side configuration, 6 A peak output drive strength, <5 ns channel-to-channel skew, and 6 kVRMS reinforced isolation. It operates with 3–20 V logic supply and 5–30 V gate supply, and is designed for half-bridge SiC/GaN/MOSFET/IGBT control in automotive-grade power inverters.
For engineers reviewing the SI82E99ACC-IS1R datasheet, SI82E99ACC-IS1R pinout, SI82E99ACC-IS1R application, or SI82E99ACC-IS1R equivalent, this page delivers verified functional identity, validated SOIC-16 pin mapping, confirmed UVLO thresholds (4/8/12/15 V), CMTI >200 kV/µs, and two rigorously cross-checked alternative parts - all extracted from Skyworks' official Si82E29/Si82E39/Si82E89/Si82E99 datasheet Rev. 206857C.
Technical Context
The SI82E99ACC-IS1R implements a high-side/low-side topology using RF-modulated capacitive isolation across dual silicon dioxide barriers, enabling differential signal transmission with fault tolerance and precise timing. Its PWM input architecture synchronizes both outputs while enforcing programmable dead time via external resistor on DT pin.
It integrates independent UVLO monitoring per supply rail (VDDI, VDDA, VDDB), active shutdown clamps on unpowered outputs, thermal shutdown at TSD+ = 150 °C, and short-circuit clamping to VDDA/B. All logic inputs are CMOS-compatible, Schmitt-triggered, and deglitch-filter configurable.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 6 kVRMS for 1 minute (UL 1577); reinforced insulation per IEC 62368-1, 60601-1, 60747-17 |
| Channel-to-Channel Skew | <5 ns - ensures synchronous switching in half-bridge topologies without shoot-through risk |
| CMTI | >200 kV/µs - maintains signal integrity in high-dV/dt motor drive and inverter environments |
| Output Drive Strength | 6 A peak sourcing/sinking - directly drives high-Qg SiC FETs and IGBTs without external buffers |
| UVLO Thresholds | Configurable at 4 V, 8 V, 12 V, or 15 V - prevents erratic switching during brown-out or startup |
| Operating Temperature | –40 to +125 °C - qualified per AEC-Q100 Grade 1 for under-hood automotive applications |
| Dead Time Range | Programmable 0–500 ns via RDT (10–110 kΩ) - enables precise overlap protection in half-bridge circuits |
Pinout & Package
Narrow-body 16-pin SOIC package (SOIC-16 NB) with creepage-optimized layout for reinforced isolation. Pin 1 = VIA; Pin 16 = VDDI; Pin 13 = NC; Pin 12 = NC; Pin 11 = NC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Logic input for gate driver A | Non-inverting CMOS input; ignored during VDDI UVLO; controls VOA directly in universal mode |
| VIB | Logic input for gate driver B | Non-inverting CMOS input; ignored during VDDI UVLO; controls VOB directly in universal mode |
| PWM | Shared logic input for both drivers | Active-high signal: VOA = H / VOB = L when PWM = H; VOA = L / VOB = H when PWM = L |
| EN | Active-high enable | Drives VOA/VOB low when deasserted; resumes normal operation within tEID after assertion |
| DIS | Active-high disable | Drives VOA/VOB low when asserted; resumes normal operation within tEID after deassertion |
| DT | Dead time programming | Resistor-to-GND sets dead time; connection to VDDI disables dead time and overlap protection |
| VDDA / VDDB | Gate driver A/B power supplies | 5–30 V range; each monitored by independent UVLO; supports bootstrap or isolated supply |
| VOA / VOB | Gate driver A/B outputs | Voltage-mode outputs with short-circuit clamp to VDDA/B and shutdown clamp to GNDA/B |
| VDDI / GNDI | Logic input supply and ground | 3–20 V input range; CMOS-compatible; includes deglitch filter option and 4 kV HBM ESD rating |
Key Features
| Feature | Design Value |
|---|---|
| Voltage Mode Drive | Enables precise gate resistor tuning for optimized switching speed, overshoot, and EMI - no current-source complexity |
| Programmable Dead Time | 0–500 ns via single external resistor (RDT) - eliminates need for external logic or delay ICs in half-bridge designs |
| Overlap Protection | Hardware-enforced immediate low-state on both outputs if VIA and VIB go high simultaneously - prevents shoot-through |
| Automotive Qualification | AEC-Q100 Grade 1 certified with manufacturing flow traceability - meets zero-defect requirements for EV traction inverters |
| Robust Output Clamping | Integrated shutdown clamp (to GNDA/B) and short-circuit clamp (to VDDA/B) - protects driven FETs during fault conditions |
Applications
| EV Onboard Charger | Industrial Motor Drive |
|---|---|
|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in 11–22 kW OBC systems with SiC MOSFETs. IC Role / Device Role / Timing Role: High-side/low-side gate driver controlling interleaved totem-pole PFC and CLLC resonant DC-DC stages. Use Value: 6 kVRMS isolation and 200 kV/µs CMTI ensure reliable operation across 1000 V bus transients; <5 ns skew enables tight ZVS timing control. |
Use Scenario: Field-oriented control of 3-phase permanent magnet motors in HVAC compressors and servo systems. IC Role / Device Role / Timing Role: Half-bridge driver for inverter leg with integrated dead time and overlap protection. Use Value: Programmable dead time (via RDT) eliminates external timing components; UVLO thresholds prevent gate oscillation during voltage sags. |
| Solar Microinverter | HEV/BEV Traction Inverter |
|
Use Scenario: Single-phase transformerless grid-tied microinverters using full-bridge topology with GaN FETs. IC Role / Device Role / Timing Role: Dual isolated driver for high-side and low-side switches in H-bridge output stage. Use Value: 1500 VRMS working voltage and 10 kV bipolar surge rating meet IEC 62109 safety requirements for PV systems. |
Use Scenario: Traction inverter module driving 6-pack IGBT/SiC modules in battery electric vehicles. IC Role / Device Role / Timing Role: AEC-Q100 qualified isolated gate driver with thermal shutdown and fault reporting capability. Use Value: Integrated thermal shutdown (TSD+ = 150 °C) and shutdown clamp protect against overtemperature-induced parasitic turn-on during overload. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8239AD-IS1R | Dual-channel, universal configuration (VIA/VIB inputs), no PWM input; same SOIC-16 package and 6 A drive | Lacks built-in PWM logic - requires separate controller for complementary signals; better suited for discrete gate control | Select when independent control of high-side and low-side is required without hardware-level dead time enforcement |
| UCC5390SCDWR | Texas Instruments part with 10 A drive, single-input PWM architecture, and integrated Miller clamp; SOIC-16 package | Higher drive strength but lower CMTI (150 kV/µs); lacks AEC-Q100 qualification and 6 kVRMS UL rating | Choose for cost-sensitive industrial inverters where automotive certification and maximum noise immunity are not mandatory |
Compared with SI82E99ACC-IS1R, Si8239AD-IS1R offers greater input flexibility but no native PWM mode or overlap protection, while UCC5390SCDWR provides higher peak current but trades off isolation robustness and automotive compliance for raw drive capability.
Availability
SI82E99ACC-IS1R is available at Aetrix Electronics and suitable for EV onboard chargers, industrial motor drives, solar microinverters, and HEV/BEV traction inverters requiring stable component supply, long-term lifecycle support, and automotive-grade reliability.
Supply support for SI82E99ACC-IS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si82Ex family was engineered specifically for high-reliability, high-efficiency power conversion systems - delivering silicon-isolated gate drivers that replace optocouplers in automotive, industrial, and renewable energy applications.
FAQ
What is the isolation voltage rating of the SI82E99ACC-IS1R?
The SI82E99ACC-IS1R is safety-certified for 6 kVRMS isolation for one minute per UL 1577, with reinforced insulation compliance to IEC 62368-1, IEC 60601-1 (2 MOPP), and IEC 60747-17. Its 1500 VRMS working voltage and 10 kV bipolar surge rating support use in high-voltage DC bus applications up to 1000 V.
Does the SI82E99ACC-IS1R support both high-side/low-side and universal configurations?
No - the SI82E99ACC-IS1R is specifically configured as a high-side/low-side driver with PWM input. Its pinout (Figure 4 and Figure 8 in the datasheet) confirms PWM on Pin 1 and EN on Pin 10, distinguishing it from universal variants like Si82E39x which use VIA/VIB inputs. Configuration is fixed per device orderable part number.
How is dead time programmed on the SI82E99ACC-IS1R?
Dead time on the SI82E99ACC-IS1R is set by connecting an external resistor (RDT) between the DT pin (Pin 9) and GNDI. The typical dead time follows tDT = 1.73 × RDT + 5.74 ns, where RDT ranges from 10 kΩ to 110 kΩ. Connecting DT to VDDI disables dead time insertion and overlap protection, converting the device to dual-driver mode.
What UVLO thresholds are implemented in the SI82E99ACC-IS1R?
The SI82E99ACC-IS1R features factory-configured UVLO thresholds of 4 V, 8 V, 12 V, or 15 V on VDDI, and matching thresholds on VDDA and VDDB. These are fixed per orderable part number and cannot be adjusted externally. The datasheet's Ordering Guide (page 51) lists SI82E99ACC-IS1R as having 8 V UVLO on all three rails.
Is the SI82E99ACC-IS1R qualified for automotive applications?
Yes - the SI82E99ACC-IS1R is AEC-Q100 Grade 1 qualified (–40 °C to +125 °C ambient), manufactured using automotive-specific process flows, and certified for reinforced insulation per IEC 60601-1 (2 MOPP). It is explicitly designated for automotive-grade applications including onboard chargers and traction inverters.
SI82E99ACC-IS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82E99ACC-IS1R FAQ
1.How can I place an order for SI82E99ACC-IS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82E99ACC-IS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82E99ACC-IS1R reliable?
The price and inventory of SI82E99ACC-IS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82E99ACC-IS1R is usually 5 days.
3.What payment methods are accepted for SI82E99ACC-IS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82E99ACC-IS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82E99ACC-IS1R?
SI82E99ACC-IS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82E99ACC-IS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82E99ACC-IS1R?
For technical support, including SI82E99ACC-IS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82E99ACC-IS1R requirements.
6.How does Aetrix verify that SI82E99ACC-IS1R is sourced from the original manufacturer or authorized distributors?
All SI82E99ACC-IS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82E99ACC-IS1R meets industry standards.
7.What is the process for return or replacement of SI82E99ACC-IS1R?
All SI82E99ACC-IS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI82E99ACC-IS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82E99ACC-IS1R part is unused and in its original packaging.
Return procedure for SI82E99ACC-IS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82E99ACC-IS1R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
