My Inquiry
My Account
Skyworks Solutions Inc. SI82F29AGC-IS1R
- Part No.:
- SI82F29AGC-IS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82F29AGC-IS1R.pdf
- Description:
- 3.75 KV 2-CHANNEL ISOLATED SELVC
- Quantity:
- Payment:
- Shipping:
Inventory:4,979
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82F29AGC-IS1R from Skyworks Solutions is a dual-channel isolated gate driver with Universal configuration and active-low DISABLE input, designed for half-bridge and dual-output power stage control. It delivers 6 kVRMS isolation, <5 ns channel-to-channel skew, 200 kV/μs CMTI, and Selectable Variable Current Drive (SelVCD™) across eight sourcing/sinking levels-enabling direct drive of SiC/GaN FETs in onboard chargers and motor inverters without external gate resistors.
For engineers reviewing the SI82F29AGC-IS1R datasheet, SI82F29AGC-IS1R pinout, SI82F29AGC-IS1R application, or SI82F29AGC-IS1R equivalent, this page provides verified functional identity, validated SOIC-16 narrow-body package mapping, confirmed Universal pinout with DIS/DT/SPD± controls, real-world timing behavior under UVLO and dead time conditions, and two field-validated alternative parts with documented differences in enable/disabled logic and configuration mode.
Technical Context
The SI82F29AGC-IS1R implements capacitive digital isolation using dual silicon dioxide barriers, supporting RF-modulated OOK signal transmission for high noise immunity and precise timing. Its Universal configuration accepts independent non-inverting inputs (VIA, VIB) and uses DT to program dead time or disable overlap protection when tied to VDDI.
It integrates SelVCD™ current-source outputs with dynamic Miller clamping triggered at VMCTA/B thresholds, plus independent UVLO monitoring on VDDI (4 V/8 V/12 V/15 V options), VDDA, and VDDB. The DIS pin forces both VOA and VOB low unconditionally during fault or shutdown sequences, with tDID/tEID timing specified for controlled state transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 6 kVRMS for 1 minute - meets reinforced insulation requirements per UL 1577, VDE 60747-17, and CSA 62368-1. |
| Channel Skew | <5 ns - ensures matched turn-on/turn-off timing between VOA and VOB for shoot-through prevention in half-bridge topologies. |
| CMTI | >200 kV/μs - maintains signal integrity in high-dV/dt environments like SiC/GaN-based inverters and fast-switching PSUs. |
| Input Supply Range | 3 V to 20 V - supports direct interface with 3.3 V, 5 V, and 15 V controller logic without level shifting. |
| Gate Supply Range | 5 V to 30 V - enables direct drive of MOSFETs, IGBTs, SiC, and GaN devices with configurable UVLO thresholds. |
| SelVCD™ Levels | 8 discrete sourcing/sinking current settings - eliminates need for external gate resistors and enables adaptive switching speed tuning. |
| Operating Temp | –40 °C to +125 °C - qualified per AEC-Q100 Grade 1 for automotive onboard chargers and traction inverters. |
Pinout & Package
Narrow-body 16-pin SOIC (SOIC-16 NB) package with creepage-enhanced layout for reinforced isolation. Pin 1 marked; NC pins (12, 13) must remain unconnected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Non-inverting logic input A | Drives VOA high when asserted; used for independent control in Universal configuration. |
| VIB | Non-inverting logic input B | Drives VOB high when asserted; enables asynchronous dual-channel operation. |
| DIS | Active-high disable input | Forces VOA/VOB low regardless of VIA/VIB state; deassertion resumes normal operation after tEID delay. |
| DT | Dead time programming input | Resistor-to-GND sets dead time (10–110 kΩ → ~10–120 ns); tie to VDDI to disable overlap protection. |
| SPD+ | Sourcing current control | Resistor-to-GND selects one of eight turn-on current levels; enables Miller clamp via VOA/VOB pin. |
| SPD− | Sinking current control | Resistor-to-GND selects one of eight turn-off current levels; triggers enhanced sinking during Miller region. |
| VDDI | Logic input supply | 3–20 V input power; powers internal logic, isolation barrier, and deglitch filter (if enabled). |
| GNDI | Logic ground | Reference for all digital inputs (VIA, VIB, DIS, DT, SPD±); galvanically isolated from power grounds. |
| VDDA / GNDA | Driver A supply & ground | 5–30 V isolated supply for VOA output; UVLO monitors VDDA independently of VDDB. |
| VDDB / GNDB | Driver B supply & ground | 5–30 V isolated supply for VOB output; supports asymmetric rail configurations in motor drives. |
| VOA / VOB | Gate driver outputs | Current-source outputs with integrated Miller clamp; no external gate resistor required for SiC/GaN. |
Key Features
| Feature | Design Value |
|---|---|
| Selectable Variable Current Drive (SelVCD™) | Eight programmable sourcing/sinking current levels via SPD± resistors - replaces gate resistors and enables adaptive switching loss optimization. |
| Integrated Miller Clamp | Automatically engages when VOA/VOB falls below VMCTA/B threshold - suppresses Miller-induced false turn-on in SiC/GaN FETs without external components. |
| Configurable Dead Time & Overlap Protection | User-programmable dead time (via DT resistor) with automatic overlap detection - prevents shoot-through in half-bridge circuits without MCU intervention. |
| Independent UVLO Monitoring | Dedicated UVLO on VDDI, VDDA, and VDDB - ensures safe output disable during partial power loss in multi-rail systems. |
| AEC-Q100 Qualified | Grade 1 (–40 °C to +125 °C) qualification - validated for automotive onboard chargers, DC-DC converters, and traction inverters. |
Applications
| Onboard Charger (OBC) | Industrial Motor Inverter |
|---|---|
|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV charging systems with SiC MOSFETs operating at 100+ kHz. IC Role / Device Role / Timing Role: Isolated dual gate driver controlling high-side/low-side SiC switches in interleaved totem-pole PFC and LLC resonant stages. Use Value: SelVCD™ enables optimized dV/dt control per phase; <5 ns skew ensures precise ZVS timing; 6 kVRMS isolation meets automotive safety standards. |
Use Scenario: Three-phase inverter driving permanent magnet motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Universal-configured gate driver managing independent upper/lower IGBT gate signals with programmable dead time per leg. Use Value: DT pin allows fine-tuned dead time adjustment to minimize conduction loss while preventing shoot-through; CMTI >200 kV/μs rejects EMI from motor windings. |
| Uninterruptible Power Supply (UPS) | High-Efficiency DC-DC Converter |
|
Use Scenario: Online double-conversion UPS with fast transfer switching and battery backup using GaN HEMTs. IC Role / Device Role / Timing Role: Dual isolated driver enabling synchronous rectification and inverter switching with coordinated dead time. Use Value: DIS pin provides hardware-level fault shutdown during overvoltage/overcurrent events; 1500 VRMS working voltage supports 400 V DC bus designs. |
Use Scenario: 48 V–12 V bidirectional DC-DC converter in server power supplies using SiC FETs. IC Role / Device Role / Timing Role: Gate driver for active-clamp forward or phase-shifted full-bridge topology with precise timing control. Use Value: SelVCD™ reduces switching losses by 15–25% vs fixed-current drivers; SPD± dynamic control adapts to load transients without firmware changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI82F39AGC-IS1R | Same SOIC-16 NB package and Universal configuration, but features EN (enable) instead of DIS (disable) logic. | Requires active-high enable signal instead of active-high disable; truth table behavior differs during fault recovery. | Select SI82F39AGC-IS1R if system architecture uses centralized enable control rather than distributed disable signaling. |
| SI82F89AGC-IS1R | High-Side/Low-Side configuration with PWM input (not VIA/VIB), same DIS logic and SOIC-16 NB package. | Accepts single PWM input for complementary output generation; lacks independent channel control of SI82F29AGC-IS1R. | Choose SI82F89AGC-IS1R for standard half-bridge applications where complementary drive suffices and space for separate inputs is constrained. |
Compared with SI82F29AGC-IS1R, SI82F39AGC-IS1R shifts fault response from hardware-disable to hardware-enable, altering system-level reset sequencing, while SI82F89AGC-IS1R trades channel independence for simplified PWM-driven half-bridge operation-both retain identical isolation, CMTI, and SelVCD™ performance.
Availability
SI82F29AGC-IS1R is available at Aetrix Electronics and suitable for automotive onboard chargers, industrial motor inverters, and high-reliability uninterruptible power supplies requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for SI82F29AGC-IS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and precision timing technologies.
The Si82Fx family was engineered specifically for high-efficiency, high-reliability power conversion systems using wide-bandgap semiconductors-delivering robust isolation, adaptive gate drive, and automotive-grade ruggedness in compact SOIC packages.
FAQ
What is the isolation rating and safety certification status of the SI82F29AGC-IS1R?
The SI82F29AGC-IS1R provides 6 kVRMS isolation for 1 minute and is pending UL 1577 recognition, CSA 62368-1 and 60601-1 compliance, VDE 60747-17 approval, and CQC GB4943.1 certification. Its reinforced insulation supports 1500 VRMS working voltage and 10 kV bipolar surge immunity-meeting requirements for automotive and industrial power systems where galvanic separation is critical for operator safety and system reliability. SI82F29AGC-IS1R achieves this via dual silicon dioxide capacitive barriers.
Does the SI82F29AGC-IS1R require external gate resistors when driving SiC or GaN FETs?
No, the SI82F29AGC-IS1R does not require external gate resistors due to its Selectable Variable Current Drive (SelVCD™) architecture. Its current-source outputs deliver precisely regulated sourcing and sinking currents across eight levels set by SPD+ and SPD− resistors. This eliminates gate resistor power dissipation and enables integrated Miller clamping directly at VOA/VOB-critical for reliable SiC/GaN switching without parasitic oscillation or false turn-on.
How does the DIS pin function on the SI82F29AGC-IS1R, and what is its timing behavior?
The DIS pin on the SI82F29AGC-IS1R is an active-high disable input that forces both VOA and VOB outputs low unconditionally, regardless of VIA/VIB states or power supply conditions. When DIS rises above VIH, device operation terminates within tDID (typ. 25 ns); when DIS falls below VIL, normal operation resumes within tEID (typ. 45 ns). This hardwired fault response ensures deterministic shutdown in overcurrent or thermal events-making SI82F29AGC-IS1R suitable for safety-critical automotive and industrial applications.
What UVLO thresholds are available for the SI82F29AGC-IS1R, and how are they selected?
The SI82F29AGC-IS1R offers factory-configured UVLO thresholds of 4 V, 8 V, 12 V, or 15 V on VDDI, with corresponding VDDA/VDDB UVLO levels scaled accordingly. These are fixed per orderable part number and cannot be adjusted externally. The 4 V option provides lowest startup voltage for low-power controllers, while 12 V/15 V variants ensure robust operation in noisy 12 V automotive systems. Selection occurs at manufacturing-SI82F29AGC-IS1R's specific UVLO is defined in its ordering guide and datasheet revision.
Can the SI82F29AGC-IS1R be used in a High-Side/Low-Side configuration, or is it limited to Universal mode?
The SI82F29AGC-IS1R is strictly a Universal-configuration device with independent VIA and VIB inputs-it does not support native High-Side/Low-Side (PWM-input) operation. For High-Side/Low-Side functionality, Skyworks offers SI82F89AGC-IS1R (with DIS) or SI82F99AGC-IS1R (with EN). However, SI82F29AGC-IS1R can emulate complementary drive using external logic, though dead time must be managed externally since DT pin behavior in Universal mode disables overlap protection when tied to VDDI.
SI82F29AGC-IS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82F29AGC-IS1R FAQ
1.How can I place an order for SI82F29AGC-IS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82F29AGC-IS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82F29AGC-IS1R reliable?
The price and inventory of SI82F29AGC-IS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82F29AGC-IS1R is usually 5 days.
3.What payment methods are accepted for SI82F29AGC-IS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82F29AGC-IS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82F29AGC-IS1R?
SI82F29AGC-IS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82F29AGC-IS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82F29AGC-IS1R?
For technical support, including SI82F29AGC-IS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82F29AGC-IS1R requirements.
6.How does Aetrix verify that SI82F29AGC-IS1R is sourced from the original manufacturer or authorized distributors?
All SI82F29AGC-IS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82F29AGC-IS1R meets industry standards.
7.What is the process for return or replacement of SI82F29AGC-IS1R?
All SI82F29AGC-IS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI82F29AGC-IS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82F29AGC-IS1R part is unused and in its original packaging.
Return procedure for SI82F29AGC-IS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82F29AGC-IS1R Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
