Skyworks Solutions Inc. SI82F39ABE-IS3R
- Part No.:
- SI82F39ABE-IS3R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82F39ABE-IS3R.pdf
- Description:
- 6 KV 2-CHANNEL ISOLATED SELVCD G
- Quantity:
- Payment:

- Shipping:

Inventory:3,969
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82F39ABE-IS3R from Skyworks Solutions is a dual-channel isolated gate driver with Universal configuration, CMOS inputs, and Selectable Variable Current Drive (SelVCD™) supporting 3–20 V input supply, 5–30 V gate supply, <5 ns channel-to-channel skew, and 6 kVRMS isolation. It drives SiC/GaN FETs in half-bridge motor inverters requiring precise dead-time control and Miller clamping.
For engineers reviewing the SI82F39ABE-IS3R datasheet, SI82F39ABE-IS3R pinout, SI82F39ABE-IS3R application, or SI82F39ABE-IS3R equivalent, this page delivers verified functional identity, validated pin roles, confirmed SelVCD™ current settings, exact UVLO thresholds, and real-world timing behavior under shoot-through prevention and thermal-safe operation.
Technical Context
The SI82F39ABE-IS3R implements dual-channel capacitive isolation using differential RF-modulated OOK signaling across silicon dioxide barriers, enabling 200 kV/μs CMTI and stable timing across –40 to 125 °C. Its Universal pinout supports independent high-side/low-side control via VIA/VIB inputs with programmable dead time via external resistor on DT pin.
SelVCD™ operates as an eight-level current-source output: SPD+ sets sourcing current (VOA/VOB turn-on), SPD– sets sinking current (turn-off), both referenced to GNDA/GNDB. Integrated Miller clamp activates below VMCTA/B (~1.9 V) during VOH→VOL transitions, eliminating external gate resistors while maintaining ±10% current regulation over temperature and process for 8/12/15 V UVLO variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 6 kVRMS for 1 minute - certified reinforced insulation per UL 1577, VDE 60747-17, CSA 62368-1. |
| Channel Skew | <5 ns - ensures synchronous switching in half-bridge topologies without shoot-through risk. |
| Input Supply Range | 3–20 V - compatible with 3.3 V, 5 V, and 15 V logic controllers without level-shifting. |
| Gate Supply Range | 5–30 V - supports wide-range power switch biasing including 12 V SiC and 18 V GaN drivers. |
| CMTI | >200 kV/μs - rejects fast common-mode transients in high-dV/dt motor drive and inverter environments. |
| UVLO Threshold | 12 V nominal (VDDA/B) - prevents erroneous switching during brown-out; hysteresis ensures clean re-enable. |
| Operating Temp | –40 to 125 °C - qualified per AEC-Q100 Grade 1 for automotive onboard chargers and traction inverters. |
Pinout & Package
Narrow-body 16-pin SOIC package (IS3R suffix) with creepage-optimized layout for reinforced insulation. Pin 1 = VIA; Pin 16 = VDDI; Pins 12 & 13 = NC (no connection). All pins electrically validated per Skyworks Preliminary Data Sheet 206821A.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Non-inverting logic input A | Directly controls VOA output state; Schmitt-triggered, deglitch-filtered CMOS input. |
| VIB | Non-inverting logic input B | Directly controls VOB output state; independent of VIA, enabling asymmetric PWM control. |
| EN | Active-high enable | Asserting EN = high enables normal operation; deasserting forces VOA/VOB low unconditionally. |
| DT | Dead time programming | Resistor-to-GND sets dead time (10–110 kΩ → 17.3–110 ns); tied to VDDI disables dead time for dual-driver mode. |
| SPD+ | Sourcing current select | Resistor-to-GND selects one of eight turn-on current levels (0.5–6 A typical); defines gate charge rate. |
| SPD− | Sinking current select | Resistor-to-GND selects one of eight turn-off current levels (0.5–6 A typical); enables controlled Miller clamping. |
| VDDA / GNDA | High-side gate driver supply | Independent 5–30 V rail powers VOA output stage; GNDA is dedicated return, not shared with logic ground. |
| VDDB / GNDB | Low-side gate driver supply | Independent 5–30 V rail powers VOB output stage; GNDB is isolated return, enabling floating low-side drive. |
| VDDI / GNDI | Logic input supply | 3–20 V supply powers isolated input side; GNDI is logic-side reference, galvanically separated from GNDA/GNDB. |
| VOA / VOB | Isolated gate outputs | Current-source outputs with integrated Miller clamp; no external gate resistors required for SiC/GaN FETs. |
Key Features
| Feature | Design Value |
|---|---|
| Selectable Variable Current Drive (SelVCD™) | Eight discrete sourcing/sinking current levels (0.5–6 A) set via SPD+/SPD− resistors - eliminates gate resistors and enables adaptive switching speed. |
| Integrated Miller Clamp | Activates automatically when VOA/VOB falls below ~1.9 V during turn-off - suppresses Miller-induced false turn-on in SiC/GaN switches without external components. |
| Programmable Dead Time | External resistor on DT pin sets 17–110 ns dead time between VOA/VOB transitions - prevents shoot-through in half-bridge configurations. |
| Universal Pinout | VIA/VIB inputs support independent high-side/low-side control or dual-channel operation - no PCB redesign needed when switching between topologies. |
| AEC-Q100 Qualified | Grade 1 (–40 to 125 °C) qualification with automotive-specific manufacturing flow - meets reliability and defectivity requirements for EV traction inverters. |
Applications
| Motor Drives | Onboard Chargers (OBC) |
|---|---|
|
Use Scenario: Three-phase inverter driving permanent magnet synchronous motors in EV traction systems. IC Role / Device Role / Timing Role: Dual-channel isolated gate driver providing independent, skew-controlled turn-on/turn-off of high-side and low-side SiC MOSFETs per phase leg. Use Value: <5 ns skew and 200 kV/μs CMTI ensure precise commutation timing and noise immunity in high-dV/dt motor winding environments. |
Use Scenario: Bidirectional AC/DC and DC/DC conversion in 11–22 kW EV onboard chargers. IC Role / Device Role / Timing Role: Isolated gate driver controlling GaN HEMTs in totem-pole PFC and CLLC resonant DC/DC stages. Use Value: SelVCD™ enables dynamic current scaling to optimize EMI vs. efficiency trade-offs during variable-frequency operation. |
| Power Inverters | Uninterruptible Power Supplies (UPS) |
|
Use Scenario: 3–10 kW solar string inverters with transformerless topology and bipolar voltage switching. IC Role / Device Role / Timing Role: Universal-configured gate driver operating in high-side/low-side mode with programmable dead time to prevent shoot-through during polarity reversal. Use Value: 6 kVRMS isolation and 1500 VRMS working voltage meet IEC 62109 and UL 1741 safety requirements for PV system grounding schemes. |
Use Scenario: Online double-conversion UPS delivering clean 50/60 Hz sine wave output with zero transfer time. IC Role / Device Role / Timing Role: Isolated driver for IGBTs in inverter stage, managing battery-to-AC conversion with tight timing control. Use Value: AEC-Q100 qualification and 125 °C operation ensure long-term reliability in thermally constrained UPS enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8239BD-IS3R | Same pinout and package, but Disable (DIS) input instead of Enable (EN); identical SelVCD™, UVLO, and isolation specs. | Preferred where system-level fault handling requires active-high disable assertion rather than enable activation. | Select Si8239BD-IS3R only if DIS logic aligns with host controller's safety architecture; otherwise SI82F39ABE-IS3R provides direct EN-based sequencing. |
| UCC5390SCDWR | TI part with 5.7 kVRMS isolation, 100 kV/μs CMTI, single-input PWM mode only; no VIA/VIB universal control or SPD± current selection. | Limited to fixed-ratio half-bridge drive; lacks independent channel control and adaptive current tuning. | Choose UCC5390SCDWR only for cost-sensitive, non-adaptive designs where dead-time programming and Miller clamping are handled externally. |
Compared with SI82F39ABE-IS3R, Si8239BD-IS3R offers identical performance with inverted control logic, while UCC5390SCDWR trades flexibility for lower cost and reduced feature set-making SI82F39ABE-IS3R optimal for designs requiring independent channel tuning, universal topology support, and integrated Miller protection.
Availability
SI82F39ABE-IS3R is available at Aetrix Electronics and suitable for motor drives, onboard chargers, power inverters, and uninterruptible power supplies requiring stable component supply, AEC-Q100 compliance, and reinforced isolation certification.
Supply support for SI82F39ABE-IS3R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si82Fx family was designed specifically for high-reliability isolated gate driving in EV powertrain, renewable energy, and industrial motor control-leveraging proprietary capacitive isolation to replace aging optocoupler-based solutions.
FAQ
What is the isolation rating and safety certification status of SI82F39ABE-IS3R?
SI82F39ABE-IS3R provides 6 kVRMS isolation for 1 minute and is pending UL 1577 recognition, CSA 62368-1 (reinforced insulation), VDE 60747-17, and CQC GB4943.1 certifications. Its 1500 VRMS working voltage and 10 kV bipolar surge rating meet IEC 61800-5-1 and IEC 62109 requirements for industrial and automotive inverters. The device uses dual silicon dioxide capacitors for fault-tolerant isolation.
Does SI82F39ABE-IS3R support both high-side/low-side and dual independent configurations?
Yes, SI82F39ABE-IS3R uses a Universal pinout with VIA and VIB inputs, enabling both high-side/low-side half-bridge operation (with DT-programmed dead time) and dual independent channel control (with DT tied to VDDI to disable dead time). This eliminates PCB redesign when migrating between topologies, unlike fixed PWM-input drivers such as Si82F99x variants.
How does the SelVCD™ technology in SI82F39ABE-IS3R eliminate the need for external gate resistors?
SI82F39ABE-IS3R's SelVCD™ implements eight-level programmable current-source outputs: SPD+ sets sourcing current (0.5–6 A), SPD− sets sinking current. Because output current is actively regulated ±10% over temperature and process, gate charging/discharging is precisely controlled without dissipating power in external resistors-enabling faster switching and eliminating resistor-induced Miller clamp degradation.
What is the function of the Miller clamp in SI82F39ABE-IS3R and when does it activate?
The Miller clamp in SI82F39ABE-IS3R activates automatically when VOA or VOB falls below ~1.9 V during turn-off transitions, engaging maximum sinking current (SPD7− level) to rapidly discharge the power switch gate and suppress false turn-on. It remains active until the next rising edge, and requires no external components-unlike discrete clamp circuits that add complexity and delay.
What UVLO thresholds are implemented in SI82F39ABE-IS3R and how do they protect power switches?
SI82F39ABE-IS3R features independently monitored UVLO on VDDI (logic supply), VDDA (high-side gate supply), and VDDB (low-side gate supply), all set to 12 V nominal with hysteresis. If any supply drops below its UVLO threshold, the corresponding output (VOA or VOB) is forced low, preventing partial turn-on of SiC/GaN FETs that could cause destructive shoot-through or thermal runaway.
SI82F39ABE-IS3R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82F39ABE-IS3R FAQ
1.How can I place an order for SI82F39ABE-IS3R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82F39ABE-IS3R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82F39ABE-IS3R reliable?
The price and inventory of SI82F39ABE-IS3R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82F39ABE-IS3R is usually 5 days.
3.What payment methods are accepted for SI82F39ABE-IS3R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82F39ABE-IS3R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82F39ABE-IS3R?
SI82F39ABE-IS3R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82F39ABE-IS3R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82F39ABE-IS3R?
For technical support, including SI82F39ABE-IS3R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82F39ABE-IS3R requirements.
6.How does Aetrix verify that SI82F39ABE-IS3R is sourced from the original manufacturer or authorized distributors?
All SI82F39ABE-IS3R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82F39ABE-IS3R meets industry standards.
7.What is the process for return or replacement of SI82F39ABE-IS3R?
All SI82F39ABE-IS3R units undergo pre-shipment inspection (PSI). If there is an issue with SI82F39ABE-IS3R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82F39ABE-IS3R part is unused and in its original packaging.
Return procedure for SI82F39ABE-IS3R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82F39ABE-IS3R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
