My Inquiry
My Account
Skyworks Solutions Inc. SI82F39ACC-IS1R
- Part No.:
- SI82F39ACC-IS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82F39ACC-IS1R.pdf
- Description:
- 3.75 KV 2-CHANNEL ISOLATED SELVC
- Quantity:
- Payment:
- Shipping:
Inventory:3,004
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82F39ACC-IS1R from Skyworks Solutions is a dual-channel isolated gate driver with Universal configuration, CMOS inputs, and Selectable Variable Current Drive (SelVCD™) for driving SiC/GaN MOSFETs and IGBTs in half-bridge topologies. It delivers 6 kVRMS isolation, <5 ns channel-to-channel skew, CMTI >200 kV/µs, and operates from 3–20 V input supply and 5–30 V gate supply - enabling robust motor drives and onboard chargers.
For engineers reviewing the SI82F39ACC-IS1R datasheet, SI82F39ACC-IS1R pinout, SI82F39ACC-IS1R application, or SI82F39ACC-IS1R equivalent, this page provides verified functional identity, validated pin roles, confirmed SelVCD™ current settings, real-world dead time behavior, and automotive-grade AEC-Q100 qualification status - all specific to the SI82F39ACC-IS1R narrow-body SOIC-16 variant.
Technical Context
The SI82F39ACC-IS1R implements capacitive silicon-dioxide isolation with differential RF-modulated OOK signaling, delivering precise timing control and fault tolerance between logic and power domains. Its Universal configuration supports independent high-side/low-side drive via VIA/VIB inputs, with programmable dead time via external resistor on DT pin and overlap protection triggered by simultaneous high inputs.
SelVCD™ operates as an eight-level current-source output: SPD+ sets sourcing current (turn-on), SPD− sets sinking current (turn-off), both referenced to GNDA/GNDB. Integrated Miller clamp activates below VMCTA/B (~1.9 V) during VO→VOL transitions, eliminating need for external gate resistors while maintaining tight ±10% current regulation across temperature and process variation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 6 kVRMS for 1 minute - meets reinforced insulation requirements per UL 1577, VDE 60747-17, and CSA 62368-1. |
| Channel Skew | <5 ns - ensures matched timing between VOA and VOB for precise half-bridge switching without shoot-through risk. |
| CMTI | >200 kV/µs - rejects fast common-mode transients in high-dV/dt environments like SiC inverters and motor drives. |
| Input Supply Range | 3 V to 20 V - compatible with 3.3 V, 5 V, and 12 V logic controllers without level-shifting. |
| Gate Supply Range | 5 V to 30 V - supports 12 V and 15 V gate bias for IGBTs and 10–20 V for SiC/GaN FETs. |
| Operating Temp | –40 °C to +125 °C - qualified for automotive under-hood and industrial power-conversion applications. |
| UVLO Threshold | Configurable at 4 V / 8 V / 12 V / 15 V - prevents erratic switching during brown-out conditions; SI82F39ACC-IS1R uses 8 V UVLO. |
| AEC-Q100 Grade | Qualified - manufactured using automotive-specific flows for zero-defect reliability in safety-critical systems. |
Pinout & Package
Narrow-body 16-pin SOIC package (SOIC-16 NB) with 1.27 mm pitch and creepage ≥8.3 mm. Pin 1 marked with dot; pins 12 and 13 are NC (no connection).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Non-inverting logic input for driver A | Directly controls VOA output state; high = VOA high (subject to EN/UVLO/DT conditions). |
| VIB | Non-inverting logic input for driver B | Directly controls VOB output state; high = VOB high (subject to EN/UVLO/DT conditions). |
| EN | Active-high enable input | Drives VOA/VOB low when low; enables normal operation when high - used for system-level fault shutdown. |
| DT | Dead time programming input | Resistor-to-GND sets dead time (10–110 kΩ → ~10–120 ns); tied to VDDI disables dead time for dual-driver mode. |
| SPD+ | Sourcing current programming input | Resistor-to-GND selects one of eight turn-on current levels (SPD1–SPD8); enables gate-speed tuning without resistors. |
| SPD− | Sinking current programming input | Resistor-to-GND selects one of eight turn-off current levels; integrates Miller clamp activation at VMCTA/B (~1.9 V). |
| VDDA / GNDA | Driver A gate supply and ground | Independent 5–30 V power domain for high-side or low-side FET gate drive; UVLO monitored separately. |
| VDDB / GNDB | Driver B gate supply and ground | Independent 5–30 V power domain; allows asymmetric gate bias (e.g., 15 V high-side, 12 V low-side). |
| VDDI / GNDI | Logic input supply and ground | 3–20 V domain powers CMOS inputs and isolation interface; UVLO threshold fixed per OPN (8 V for SI82F39ACC-IS1R). |
| VOA / VOB | Isolated gate driver outputs | Current-source outputs with integrated Miller clamp; no external gate resistors required for optimal SiC/GaN switching. |
Key Features
| Feature | Design Value |
|---|---|
| Selectable Variable Current Drive (SelVCD™) | Eight discrete sourcing/sinking current levels per channel, adjustable via SPD+/SPD− resistors - eliminates gate resistors and enables dynamic speed control. |
| Integrated Miller Clamp | Activates automatically when VOA/VOB falls below VMCTA/B (~1.9 V) during turn-off - suppresses Miller-induced false turn-on in SiC/GaN FETs without external components. |
| Programmable Dead Time | Resistor-controlled DT pin sets precise inter-channel delay (10–120 ns typical) - prevents shoot-through in half-bridge configurations. |
| Universal Configuration | VIA/VIB inputs allow independent high-side/low-side control or dual-driver operation - flexible for inverter, converter, and motor drive topologies. |
| Automotive-Grade Qualification | AEC-Q100 qualified with zero-defect manufacturing flow - suitable for ADAS power stages, OBCs, and traction inverter auxiliary supplies. |
| High CMTI & Low Skew | 200 kV/µs common-mode transient immunity and <5 ns channel-to-channel skew - ensures reliable timing in noisy 100+ kHz SiC systems. |
Applications
| Motor Drives | Onboard Chargers (OBC) |
|---|---|
|
Use Scenario: Three-phase inverter stage in EV traction inverters or industrial servo drives. IC Role / Device Role / Timing Role: Isolated dual gate driver controlling high-side/low-side SiC MOSFETs per phase leg with synchronized dead time and Miller clamping. Use Value: Enables 100+ kHz switching with <5 ns skew and 200 kV/µs CMTI, reducing EMI and improving efficiency over optocoupled alternatives. |
Use Scenario: Bidirectional AC/DC and DC/DC conversion in automotive 11 kW OBC modules. IC Role / Device Role / Timing Role: Universal-configured gate driver managing interleaved half-bridges with independent UVLO monitoring per gate supply rail. Use Value: AEC-Q100 qualification and 125 °C operation ensure reliability in thermally constrained OBC enclosures; SelVCD™ simplifies gate loop design. |
| Power Inverters | Uninterruptible Power Supplies |
|
Use Scenario: Solar string inverters and energy storage system (ESS) bi-directional converters. IC Role / Device Role / Timing Role: High-voltage isolated driver for SiC half-bridge switches, interfacing with DSP-based PWM controllers via CMOS inputs. Use Value: 6 kVRMS isolation and reinforced insulation certification (UL/VDE/CSA) meet grid-tie safety standards; SPD± tuning optimizes switching loss vs. EMI trade-off. |
Use Scenario: Online double-conversion UPS systems requiring fast, reliable transfer between utility and battery modes. IC Role / Device Role / Timing Role: Gate driver for IGBT-based inverter stage with undervoltage lockout on both logic and gate supplies to prevent erratic switching during brownouts. Use Value: Dual independent UVLO (VDDI, VDDA, VDDB) ensures clean shutdown during input dips; 4 kV HBM ESD rating improves board-level robustness. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated dual gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8239BD-IS1R | Same SOIC-16 NB package and Universal configuration, but uses DIS (disable) instead of EN (enable) input logic. | Requires inverted control signal for fault shutdown; identical timing, isolation, and SelVCD™ performance. | Select when system controller asserts active-high disable rather than active-high enable for safety shutdown. |
| UCC5390SCD | TI's 5.7 kVRMS capacitive isolator with 30 V gate drive, but lacks SelVCD™ and integrated Miller clamp; requires external gate resistors. | Higher propagation delay (55 ns vs. SI82F39ACC-IS1R's 45 ns), no programmable dead time, and no automotive qualification. | Choose only if legacy TI ecosystem integration outweighs loss of Miller clamping, current-source drive, and AEC-Q100 compliance. |
Compared with Si8239BD-IS1R, SI82F39ACC-IS1R offers direct enable-control compatibility with standard microcontroller GPIOs; versus UCC5390SCD, it delivers superior SiC/GaN optimization via SelVCD™, integrated Miller clamp, and automotive-grade reliability - with no gate resistor redesign needed.
Availability
SI82F39ACC-IS1R is available at Aetrix Electronics and suitable for motor drives, onboard chargers, and uninterruptible power supplies requiring stable component supply, automotive qualification, and high-reliability isolation.
Supply support for SI82F39ACC-IS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si82Fx family was designed specifically for high-efficiency, high-reliability power conversion in automotive and industrial systems - combining capacitive isolation, SelVCD™, and AEC-Q100 qualification to replace aging optocoupled gate drivers.
FAQ
What is the isolation rating and safety certification status of the SI82F39ACC-IS1R?
The SI82F39ACC-IS1R provides 6 kVRMS isolation for 1 minute and is pending UL 1577 recognition, CSA 62368-1 (reinforced insulation), VDE 60747-17, and CQC GB4943.1 certifications. Its 1500 VRMS working voltage and 10 kV bipolar surge rating meet reinforced insulation requirements for industrial and automotive applications. All certifications apply directly to the SI82F39ACC-IS1R device as specified in Skyworks' preliminary datasheet 206821A.
Does the SI82F39ACC-IS1R support both high-side/low-side and dual independent gate drive configurations?
Yes - the SI82F39ACC-IS1R uses the Universal configuration with VIA and VIB inputs, allowing either independent high-side/low-side control or dual-driver operation. Connecting the DT pin to VDDI disables dead time and overlap protection, enabling true dual-driver mode where VOA follows VIA and VOB follows VIB without inter-channel timing constraints. This flexibility is confirmed in Figures 2 and 13 of the SI82F39x datasheet.
How does the SelVCD™ technology in the SI82F39ACC-IS1R eliminate the need for external gate resistors?
SelVCD™ makes the SI82F39ACC-IS1R's VOA and VOB outputs behave as tightly regulated current sources (±10% over temp/process). SPD+ and SPD− pins set sourcing and sinking current levels via resistor dividers - removing gate resistors avoids voltage drops that degrade Miller clamp effectiveness and increase switching losses. The integrated Miller clamp engages automatically below VMCTA/B (~1.9 V), further eliminating external components required for SiC/GaN gate control.
What is the function of the EN pin on the SI82F39ACC-IS1R, and how does it interact with UVLO?
The EN pin is an active-high enable input: when low, it forces VOA and VOB to logic low regardless of VIA/VIB states; when high, normal operation resumes. EN has no effect if VDDI is in UVLO (i.e., <8 V for SI82F39ACC-IS1R). Device operation resumes within tEID (max 120 ns) after EN rises above VIH, and shuts down within tDID (max 80 ns) after EN falls below VIL - timing values are guaranteed for the SI82F39ACC-IS1R per datasheet Section 6.2.4.
Is the SI82F39ACC-IS1R qualified for automotive applications, and what does its AEC-Q100 grade signify?
Yes - the SI82F39ACC-IS1R is AEC-Q100 qualified and built using automotive-specific manufacturing flows at all process steps. This ensures low defectivity, robustness against thermal cycling and vibration, and long-term reliability in safety-critical automotive subsystems such as onboard chargers, DC-DC converters, and auxiliary power modules. Its –40 °C to +125 °C operating range and 125 °C junction rating align with automotive under-hood requirements.
SI82F39ACC-IS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82F39ACC-IS1R FAQ
1.How can I place an order for SI82F39ACC-IS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82F39ACC-IS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82F39ACC-IS1R reliable?
The price and inventory of SI82F39ACC-IS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82F39ACC-IS1R is usually 5 days.
3.What payment methods are accepted for SI82F39ACC-IS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82F39ACC-IS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82F39ACC-IS1R?
SI82F39ACC-IS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82F39ACC-IS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82F39ACC-IS1R?
For technical support, including SI82F39ACC-IS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82F39ACC-IS1R requirements.
6.How does Aetrix verify that SI82F39ACC-IS1R is sourced from the original manufacturer or authorized distributors?
All SI82F39ACC-IS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82F39ACC-IS1R meets industry standards.
7.What is the process for return or replacement of SI82F39ACC-IS1R?
All SI82F39ACC-IS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI82F39ACC-IS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82F39ACC-IS1R part is unused and in its original packaging.
Return procedure for SI82F39ACC-IS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82F39ACC-IS1R Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
