Skyworks Solutions Inc. SI82F39BCE-IS3R
- Part No.:
- SI82F39BCE-IS3R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82F39BCE-IS3R.pdf
- Description:
- 6 KV 2-CHANNEL ISOLATED SELVCD G
- Quantity:
- Payment:

- Shipping:

Inventory:2,568
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82F39BCE-IS3R from Skyworks Solutions is a dual-channel isolated gate driver with Universal configuration, CMOS inputs, and Selectable Variable Current Drive (SelVCD™) for driving SiC/GaN MOSFETs and IGBTs in half-bridge topologies. It supports 3–20 V input supply, 5–30 V gate supply, <5 ns channel-to-channel skew, 200 kV/µs CMTI, and integrated Miller clamp - deployed in onboard chargers and motor drives.
For engineers reviewing the SI82F39BCE-IS3R datasheet, SI82F39BCE-IS3R pinout, SI82F39BCE-IS3R application, or SI82F39BCE-IS3R equivalent, key selection criteria include its EN-controlled Universal mode, SPD± programmable sourcing/sinking current (8 levels), dead time programmability via external resistor, AEC-Q100 qualification, and narrow-body SOIC-16 package with reinforced 6 kVRMS isolation.
Technical Context
The SI82F39BCE-IS3R implements dual digital capacitive isolation using silicon dioxide barriers, enabling differential RF-modulated signal transmission with OOK encoding for high fault tolerance and timing consistency. Its logic side uses Schmitt-triggered CMOS inputs with deglitch filtering option, while output stage operates as a precision current source with ±10% regulation over temperature and process variation.
It features independent UVLO monitoring per supply rail (VDDI, VDDA, VDDB), programmable dead time via DT pin (10–110 kΩ resistor), and dynamic Miller clamp activation triggered at VMCTA/B threshold during VOH→VOL transitions - all coordinated through on-chip LDOs, ADCs, and digital control logic without external biasing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 6 kVRMS for 1 minute; enables reinforced insulation per VDE 60747-17, UL 1577, and CSA 62368-1. |
| Channel Skew | <5 ns; ensures precise timing alignment between VOA and VOB outputs in high-frequency switching. |
| CMTI | >200 kV/µs; prevents false triggering in noisy power converter environments with fast dV/dt transients. |
| Input Supply Range | 3–20 V; supports direct connection to MCU I/O or industrial logic rails without level-shifting. |
| Gate Supply Range | 5–30 V; accommodates 12 V and 15 V gate drive requirements for SiC FETs and IGBTs. |
| Operating Temp | –40 to +125 °C; qualified for automotive under AEC-Q100 Grade 1, suitable for under-hood applications. |
| UVLO Thresholds | Selectable 4 V / 8 V / 12 V / 15 V; prevents erratic switching during brown-out conditions. |
Pinout & Package
Narrow-body 16-pin SOIC (SOIC-16 NB) package with 1.27 mm pitch and creepage ≥8.3 mm; RoHS-compliant, halogen-free, and rated for 1500 VRMS working voltage.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Non-inverting logic input for driver A | Directly controls VOA state; compatible with 3.3 V/5 V/15 V CMOS logic; deglitched if configured. |
| VIB | Non-inverting logic input for driver B | Directly controls VOB state; independent of VIA; enables asynchronous dual-drive operation. |
| EN | Active-high enable input | When low, forces VOA/VOB to logic low unconditionally; resumes operation within tEID after rising edge. |
| DT | Dead time programming input | Resistor-to-GND sets dead time (10–110 kΩ → ~10–120 ns); tied to VDDI disables dead time for universal dual-driver mode. |
| SPD+ | Sourcing current programming input | Resistor-to-GND selects one of eight turn-on current levels; eliminates need for external gate resistors. |
| SPD− | Sinking current programming input | Resistor-to-GND selects one of eight turn-off current levels; enables dynamic Miller clamp engagement at VMCTA/B. |
| VDDA / GNDA | Driver A gate supply and ground | Independent 5–30 V rail for high-side or low-side switch; includes dedicated UVLO monitoring. |
| VDDB / GNDB | Driver B gate supply and ground | Independent 5–30 V rail; allows asymmetric gate drive voltages for optimized switching loss trade-offs. |
| VDDI / GNDI | Logic input supply and ground | 3–20 V domain isolated from gate supplies; powers internal isolators and logic; UVLO threshold configurable. |
| VOA / VOB | Driver A and B outputs | Current-source outputs with integrated Miller clamp; no external components needed for gate control or clamping. |
| NC (Pins 12,13) | No connection | Not bonded; must remain unconnected to avoid parasitic coupling or ESD path issues. |
Key Features
| Feature | Design Value |
|---|---|
| Selectable Variable Current Drive (SelVCD™) | Eight discrete sourcing/sinking current levels set via SPD+/SPD− resistors - replaces gate resistors and enables precise dV/dt control. |
| Integrated Miller Clamp | Automatically engages when VOA/VOB falls below VMCTA/B during turn-off, preventing spurious turn-on of power devices without external circuitry. |
| Programmable Dead Time | External resistor on DT pin sets delay between VOA/VOB transitions (10–110 kΩ → ~10–120 ns), eliminating shoot-through risk in half-bridge configurations. |
| AEC-Q100 Qualified | Grade 1 (–40 to +125 °C) qualification confirms reliability for automotive powertrain and charging systems. |
| High CMTI & Low Skew | 200 kV/µs common-mode transient immunity and <5 ns channel-to-channel skew ensure robust operation in high-dV/dt SiC/GaN inverters. |
Applications
| Onboard Charger (OBC) | Industrial Motor Drive |
|---|---|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV charging systems operating up to 22 kW. IC Role / Device Role / Timing Role: Isolated gate driver controlling high-side/low-side SiC MOSFETs in interleaved totem-pole PFC and CLLC resonant DC-DC stages. Use Value: SelVCD™ enables adaptive gate drive strength to minimize switching losses across variable load and line conditions; 6 kVRMS isolation meets automotive functional safety requirements. | Use Scenario: Field-oriented control (FOC) of 3-phase permanent magnet motors in HVAC compressors and servo systems. IC Role / Device Role / Timing Role: Dual-channel isolated driver delivering precise, skew-minimized gate signals to IGBTs in 3-phase inverter bridge with cycle-by-cycle dead time management. Use Value: Programmable SPD± settings allow optimization of turn-on/turn-off speed to balance EMI and efficiency; integrated Miller clamp prevents false triggering during high dv/dt commutation. |
| Uninterruptible Power Supply (UPS) | Renewable Energy Inverter |
Use Scenario: Online double-conversion UPS with battery backup, requiring high-efficiency 10–20 kHz PWM switching and galvanic isolation. IC Role / Device Role / Timing Role: Universal-mode driver operating two independent half-bridges for inverter and rectifier stages, managed via separate VIA/VIB inputs. Use Value: EN pin enables synchronized system-level shutdown during fault events; wide 3–20 V VDDI range simplifies auxiliary supply design across diverse UPS architectures. | Use Scenario: Grid-tied solar string inverters with transformerless topology demanding reinforced isolation and high reliability. IC Role / Device Role / Timing Role: High-side/low-side driver for SiC MOSFETs in H-bridge output stage, with DT pin configured for fixed dead time to prevent shoot-through under grid fault conditions. Use Value: 1500 VRMS working voltage and VDE-certified 6 kVRMS isolation satisfy IEC 62109 and UL 1741 SB requirements; AEC-Q100 qualification supports extended field life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated dual-gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8239BD-IS3R | Same pinout and package; differs in UVLO threshold (12 V vs. 8 V default) and deglitch filter presence. | Optimized for higher-voltage gate supplies where tighter UVLO hysteresis improves startup stability. | Choose when system requires 12 V UVLO and enhanced noise immunity via factory-configured deglitch filter. |
| UCC5390SCDR | TI device with single-input PWM mode only; no VIA/VIB independent control; lower CMTI (150 kV/µs). | Targeted at cost-sensitive industrial inverters where dual independent inputs are unnecessary. | Choose only if design uses single PWM input and accepts reduced noise immunity and non-AEC-Q100 qualification. |
Compared with SI82F39BCE-IS3R, Si8239BD-IS3R offers identical mechanical and functional compatibility with adjusted protection thresholds, while UCC5390SCDR provides lower-cost integration at the expense of flexibility, isolation robustness, and automotive readiness.
Availability
SI82F39BCE-IS3R is available at Aetrix Electronics and suitable for onboard chargers, motor drives, uninterruptible power supplies, and renewable energy inverters requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant performance.
Supply support for SI82F39BCE-IS3R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si82Fx family was designed specifically for high-reliability isolated gate driving in automotive and industrial power conversion, emphasizing CMTI resilience, SelVCD™ adaptability, and safety-certified reinforcement.
FAQ
What is the isolation architecture used in the SI82F39BCE-IS3R?
The SI82F39BCE-IS3R employs Skyworks' proprietary silicon capacitive isolation technology, using dual high-voltage silicon dioxide (SiO₂) capacitors per channel to achieve 6 kVRMS reinforced insulation. This architecture supports differential RF modulation with OOK encoding, delivering superior timing consistency, low skew, and high CMTI (>200 kV/µs) compared to optocoupler-based alternatives. The SI82F39BCE-IS3R leverages this isolation to separate logic inputs (VDDI/GNDI) from gate driver outputs (VDDA/GNDA, VDDB/GNDB) without transformers or magnetic coupling.
Does the SI82F39BCE-IS3R support both high-side/low-side and dual independent configurations?
Yes, the SI82F39BCE-IS3R is a Universal-configuration device that supports both modes. When the DT pin is connected to GND via a resistor, it operates as a high-side/low-side driver with programmable dead time and overlap protection. When DT is tied to VDDI, dead time and overlap protection are disabled, allowing VOA to track VIA and VOB to track VIB independently - effectively functioning as two isolated single-channel drivers. This flexibility is confirmed in Figures 2 and 6 of the preliminary datasheet and enables reuse across half-bridge and dual-switch topologies without hardware change.
How does the SelVCD™ feature eliminate the need for external gate resistors in the SI82F39BCE-IS3R?
SelVCD™ in the SI82F39BCE-IS3R replaces traditional gate resistors by implementing an on-chip, resistor-programmable current source for both sourcing (SPD+) and sinking (SPD−) paths. Eight discrete current levels are selected via precision resistors from SPD± pins to GND, enabling precise control of dV/dt without external components. Because the output behaves as a regulated current source - not a voltage source - gate charge is delivered linearly, and the integrated Miller clamp activates automatically during turn-off transitions. This eliminates gate resistor power dissipation, layout sensitivity, and tuning iterations required in conventional gate drivers.
What safety certifications apply to the SI82F39BCE-IS3R?
The SI82F39BCE-IS3R carries pending safety certifications including UL 1577 (6000 VRMS, 1 min), CSA 62368-1 (reinforced insulation), CSA 60601-1 (2 MOPP), VDE 60747-17 (reinforced insulation), and CQC GB4943.1. These approvals validate its 6 kVRMS isolation barrier for use in medical, industrial, and automotive applications requiring reinforced insulation. The device also meets AEC-Q100 Grade 1 stress testing for automotive deployment and supports 1500 VRMS working voltage per IEC 60664-1. Certification status is documented in Section "Safety Regulator Approvals (Pending)" of the preliminary datasheet.
Can the SI82F39BCE-IS3R drive GaN FETs reliably, and what design considerations apply?
Yes, the SI82F39BCE-IS3R is explicitly validated for GaN FETs, as stated in the Applications section and supported by its 5–30 V gate supply range, sub-5 ns skew, >200 kV/µs CMTI, and fast current-source outputs. Key design considerations include: (1) avoiding external gate resistors to preserve SelVCD™ accuracy and Miller clamp effectiveness; (2) using short, low-inductance PCB traces between VOA/VOB and GaN gate; (3) ensuring SPD± resistor placement minimizes noise coupling; and (4) leveraging the integrated Miller clamp to suppress dv/dt-induced false turn-on - critical for enhancement-mode GaN devices. The SI82F39BCE-IS3R's 125 °C max junction temperature rating further supports high-power-density GaN designs.
SI82F39BCE-IS3R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82F39BCE-IS3R FAQ
1.How can I place an order for SI82F39BCE-IS3R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82F39BCE-IS3R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82F39BCE-IS3R reliable?
The price and inventory of SI82F39BCE-IS3R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82F39BCE-IS3R is usually 5 days.
3.What payment methods are accepted for SI82F39BCE-IS3R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82F39BCE-IS3R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82F39BCE-IS3R?
SI82F39BCE-IS3R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82F39BCE-IS3R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82F39BCE-IS3R?
For technical support, including SI82F39BCE-IS3R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82F39BCE-IS3R requirements.
6.How does Aetrix verify that SI82F39BCE-IS3R is sourced from the original manufacturer or authorized distributors?
All SI82F39BCE-IS3R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82F39BCE-IS3R meets industry standards.
7.What is the process for return or replacement of SI82F39BCE-IS3R?
All SI82F39BCE-IS3R units undergo pre-shipment inspection (PSI). If there is an issue with SI82F39BCE-IS3R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82F39BCE-IS3R part is unused and in its original packaging.
Return procedure for SI82F39BCE-IS3R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82F39BCE-IS3R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
