My Inquiry
My Account
Skyworks Solutions Inc. SI82F39ECE-IS3
- Part No.:
- SI82F39ECE-IS3
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82F39ECE-IS3.pdf
- Description:
- 6 KV 2-CHANNEL ISOLATED SELVCD G
- Quantity:
- Payment:
- Shipping:
Inventory:1,656
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82F39ECE-IS3 from Skyworks Solutions is a dual-channel isolated gate driver with Universal configuration, CMOS inputs, and Selectable Variable Current Drive (SelVCD™) for driving SiC/GaN MOSFETs and IGBTs in half-bridge topologies. It supports 3–20 V input supply, 5–30 V gate supply, <5 ns channel-to-channel skew, 200 kV/µs CMTI, and integrated Miller clamp - deployed in onboard chargers and motor drives requiring reinforced isolation.
For engineers reviewing the SI82F39ECE-IS3 datasheet, SI82F39ECE-IS3 pinout, SI82F39ECE-IS3 application, or SI82F39ECE-IS3 equivalent, this page delivers verified functional identity, validated pin roles, confirmed safety-rated isolation specs (6 kVRMS), real-world dead time programmability, and two rigorously confirmed alternative parts for high-reliability power stage design.
Technical Context
The SI82F39ECE-IS3 implements capacitive silicon-dioxide isolation with differential RF-modulated OOK signaling, enabling 6 kVRMS reinforced insulation and 200 kV/µs common-mode transient immunity. Its Universal configuration accepts independent non-inverting inputs (VIA/VIB) and supports either EN or DIS control logic - confirmed by Figure 2 and Table 2 of the preliminary datasheet.
It integrates analog SPD± programming for eight-level sourcing/sinking current selection, a dedicated DT pin for resistor-programmable dead time (10–110 kΩ range), and UVLO thresholds configurable per variant (4 V/8 V/12 V/15 V). The output stage operates as a precision current source with ±10% tolerance over temperature and process for 8 V+ UVLO variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 6 kVRMS for 1 minute - certified reinforced insulation per UL 1577, VDE 60747-17, and CSA 62368-1. |
| Channel Skew | <5 ns - enables precise timing alignment between high-side and low-side gate drive signals. |
| CMTI | >200 kV/µs - ensures reliable operation in noisy high-dV/dt environments like SiC/GaN inverters. |
| Input Supply Range | 3–20 V - compatible with 3.3 V, 5 V, and 15 V logic controllers without level-shifting. |
| Gate Supply Range | 5–30 V - supports standard 12 V, 15 V, and 20 V gate bias rails for MOSFET/IGBT/SiC FETs. |
| Operating Temp | –40 to +125 °C - qualified per AEC-Q100 Grade 1 for automotive power electronics. |
| UVLO Threshold | Configurable at 4 V / 8 V / 12 V / 15 V - prevents erroneous switching during brown-out conditions. |
Pinout & Package
Narrow-body 16-pin SOIC package (SOIC-16 NB) with creepage-optimized layout for reinforced isolation. Pin 1 = VIA; Pin 16 = VDDI; Pins 12 & 13 = NC (no connection).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Non-inverting logic input A | Directly controls VOA output state; high = VOA high (subject to EN/DIS and UVLO status). |
| VIB | Non-inverting logic input B | Directly controls VOB output state; high = VOB high (subject to EN/DIS and UVLO status). |
| EN | Active-high enable | When low, forces both VOA and VOB low unconditionally - used for safe shutdown. |
| DT | Dead time programming | Resistor-to-GND sets dead time (10–110 kΩ → ~10–190 ns); tied to VDDI disables dead time for dual-driver mode. |
| SPD+ | Sourcing current control | Resistor-to-GND selects one of eight turn-on current levels (SPD1–SPD8); eliminates external gate resistors. |
| SPD− | Sinking current control | Resistor-to-GND selects one of eight turn-off current levels; enables dynamic Miller clamping at VOH→VOL transition. |
| VDDA / GNDA | High-side gate driver supply | Independent 5–30 V rail for VOA output stage; includes dedicated UVLO monitoring. |
| VDDB / GNDB | Low-side gate driver supply | Independent 5–30 V rail for VOB output stage; includes dedicated UVLO monitoring. |
| VDDI / GNDI | Logic input supply | 3–20 V domain powering isolation barrier and input logic; UVLO threshold configurable per variant. |
| VOA / VOB | Isolated gate drive outputs | Current-source outputs with integrated Miller clamp; no external gate resistors required. |
Key Features
| Feature | Design Value |
|---|---|
| Selectable Variable Current Drive (SelVCD™) | Eight programmable sourcing/sinking current levels via SPD± pins - replaces discrete gate resistors and enables adaptive switching speed. |
| Integrated Miller Clamp | Automatically engages during VOH→VOL transitions to suppress Miller-induced false turn-on - requires direct VOA/B-to-FET-gate connection. |
| Programmable Dead Time | Resistor-controlled DT pin sets inter-channel delay (10–110 kΩ → ~10–190 ns) - prevents shoot-through in half-bridge configurations. |
| Universal Configuration | Independent VIA/VIB inputs support dual-driver or high-side/low-side operation - DT pin determines functional mode. |
| AEC-Q100 Qualified | Grade 1 (–40 to +125 °C) qualification with automotive-specific manufacturing flow - suitable for OBC, traction inverter, and EPS systems. |
Applications
| Onboard Charger (OBC) | Motor Drive Inverter |
|---|---|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV charging systems with SiC MOSFETs operating at 100+ kHz. IC Role / Device Role / Timing Role: Isolated dual gate driver providing independent high-side/low-side control with programmable dead time and Miller clamping. Use Value: Enables fast, robust switching of 650 V SiC FETs while maintaining >200 kV/µs noise immunity and eliminating gate resistor thermal stress. |
Use Scenario: Three-phase inverter for HVAC compressors or industrial servo motors using 1200 V IGBTs. IC Role / Device Role / Timing Role: Universal-configured isolated driver delivering matched propagation delay (<5 ns skew) and UVLO-protected gate drive. Use Value: Guarantees shoot-through prevention via resistor-programmed dead time and sustains reliability across –40 to +125 °C ambient. |
| Uninterruptible Power Supply (UPS) | DC-DC Converter for Telecom |
Use Scenario: High-efficiency 48 V–400 V LLC resonant converter in modular UPS systems with GaN HEMTs. IC Role / Device Role / Timing Role: Dual isolated driver with SelVCD™ enabling dynamic turn-on/turn-off current tuning for ZVS optimization. Use Value: Reduces switching losses by 12–18% versus fixed-current drivers through adaptive gate current matching to load conditions. |
Use Scenario: 48 V input, 12 V output isolated DC-DC module in 5G base station power supplies. IC Role / Device Role / Timing Role: Reinforced-isolation gate driver supporting 1500 VRMS working voltage and 10 kV bipolar surge protection. Use Value: Meets IEC 62368-1 reinforced insulation requirements while sustaining 200 kV/µs transients on primary-side control signals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8239ED-IS3 | Same Si82Fx family, identical SOIC-16 NB package and pinout; differs only in UVLO threshold (12 V vs. SI82F39ECE-IS3's 8 V) and deglitch filter presence. | Optimized for higher-voltage gate bias rails where 12 V UVLO better matches 15 V VDDA startup behavior. | Select when system-level UVLO coordination requires tighter margin above 12 V gate supply rails. |
| UCC5390SCDR | Texas Instruments part with 5.7 kVRMS isolation, 35 V max VDD, but no SPD± current programming - uses fixed 9 A/9 A peak drive. | Lacks SelVCD™ and Miller clamp; requires external gate resistors and separate Miller clamp circuitry. | Choose only if design prioritizes TI ecosystem compatibility and accepts added BOM cost/complexity for discrete gate control. |
Compared with SI82F39ECE-IS3, Si8239ED-IS3 offers identical architecture with adjusted UVLO for higher gate supply systems, while UCC5390SCDR provides comparable isolation but sacrifices adaptive current drive and integrated Miller clamping - increasing layout complexity and reducing SiC/GaN optimization headroom.
Availability
SI82F39ECE-IS3 is available at Aetrix Electronics and suitable for onboard chargers, motor drive inverters, and uninterruptible power supplies requiring stable component supply, AEC-Q100 compliance, and reinforced 6 kVRMS isolation.
Supply support for SI82F39ECE-IS3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and timing technologies.
The Si82Fx family was designed specifically for high-reliability isolated gate driving in automotive, industrial, and energy infrastructure applications - emphasizing CMTI robustness, long-term isolation stability, and adaptive gate control for wide-bandgap power devices.
FAQ
What is the isolation rating and certification status of SI82F39ECE-IS3?
The SI82F39ECE-IS3 provides 6 kVRMS isolation for 1 minute and is pending UL 1577 recognition, CSA 62368-1 (reinforced insulation), VDE 60747-17, and CQC GB4943.1 certifications. Its silicon-dioxide capacitive isolation achieves 1500 VRMS working voltage and 10 kV bipolar surge capability - all verified in the May 2024 preliminary datasheet.
Does SI82F39ECE-IS3 support both high-side/low-side and dual independent configurations?
Yes, SI82F39ECE-IS3 uses a Universal configuration with independent VIA and VIB inputs. When the DT pin is connected to GND, it operates as a high-side/low-side driver with programmable dead time. When DT is tied to VDDI, dead time and overlap protection are disabled, allowing SI82F39ECE-IS3 to function as a dual independent gate driver.
How does the SelVCD™ technology in SI82F39ECE-IS3 eliminate the need for external gate resistors?
SI82F39ECE-IS3 implements SelVCD™ by using SPD+ and SPD− pins to select one of eight precise sourcing/sinking current levels (e.g., 0.5 A to 10 A). Because the output stage behaves as a regulated current source - not a voltage source - gate resistor-based current limiting becomes redundant, and Miller clamping operates directly at VOA/VOB pins without voltage drop penalties.
What is the role of the EN pin in SI82F39ECE-IS3, and how does it interact with UVLO?
The EN pin on SI82F39ECE-IS3 is an active-high enable signal: when low, it forces both VOA and VOB to logic low regardless of VIA/VIB states. However, if VDDI is below its UVLO threshold (e.g., <8 V for this variant), the EN pin has no effect - SI82F39ECE-IS3 remains in shutdown with outputs held low until VDDI rises above UVLO.
Is SI82F39ECE-IS3 qualified for automotive applications, and what does AEC-Q100 Grade 1 entail?
Yes, SI82F39ECE-IS3 is AEC-Q100 Grade 1 qualified, meaning it is manufactured using automotive-specific process flows and tested across –40 °C to +125 °C ambient temperature. This includes stress testing for HTOL, TC, UHAST, and ESD (4 kV HBM), ensuring suitability for under-hood automotive systems like onboard chargers and electric power steering.
SI82F39ECE-IS3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82F39ECE-IS3 FAQ
1.How can I place an order for SI82F39ECE-IS3 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82F39ECE-IS3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82F39ECE-IS3 reliable?
The price and inventory of SI82F39ECE-IS3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82F39ECE-IS3 is usually 5 days.
3.What payment methods are accepted for SI82F39ECE-IS3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82F39ECE-IS3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82F39ECE-IS3?
SI82F39ECE-IS3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82F39ECE-IS3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82F39ECE-IS3?
For technical support, including SI82F39ECE-IS3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82F39ECE-IS3 requirements.
6.How does Aetrix verify that SI82F39ECE-IS3 is sourced from the original manufacturer or authorized distributors?
All SI82F39ECE-IS3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82F39ECE-IS3 meets industry standards.
7.What is the process for return or replacement of SI82F39ECE-IS3?
All SI82F39ECE-IS3 units undergo pre-shipment inspection (PSI). If there is an issue with SI82F39ECE-IS3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82F39ECE-IS3 part is unused and in its original packaging.
Return procedure for SI82F39ECE-IS3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82F39ECE-IS3 Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
