Skyworks Solutions Inc. SI82F89ABE-IS3R
- Part No.:
- SI82F89ABE-IS3R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82F89ABE-IS3R.pdf
- Description:
- 6 KV 2-CHANNEL ISOLATED SELVCD G
- Quantity:
- Payment:

- Shipping:

Inventory:2,145
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82F89ABE-IS3R from Skyworks Solutions is a dual-channel isolated gate driver with High-Side/Low-Side configuration, Disable (DIS) control input, and Selectable Variable Current Drive (SelVCD™). It delivers 8-level programmable sourcing/sinking current up to 4 A peak, supports 3–20 V logic supply and 5–30 V gate drive supply, and provides 6 kVRMS reinforced isolation for driving SiC/GaN FETs in half-bridge motor inverters.
For engineers reviewing the SI82F89ABE-IS3R datasheet, SI82F89ABE-IS3R pinout, SI82F89ABE-IS3R application, or SI82F89ABE-IS3R equivalent, key selection criteria include channel-to-channel skew (<5 ns), integrated Miller clamp operation, dead time programmability via external resistor, UVLO options (4/8/12/15 V), and AEC-Q100 qualification for automotive powertrain systems.
Technical Context
The SI82F89ABE-IS3R implements capacitive digital isolation using dual silicon dioxide (SiO₂) capacitors with RF OOK modulation, enabling high CMTI (>200 kV/μs) and low propagation delay variation across temperature and lifetime. Its functional architecture separates logic input (VDDI/GNDI) from two independent gate driver domains (VDDA/GNDA and VDDB/GNDB), each with dedicated UVLO monitoring and Miller clamping.
This device operates as a High-Side/Low-Side driver for half-bridge topologies: PWM input controls complementary outputs (VOA high / VOB low or vice versa), while DT pin sets dead time via resistor (10–110 kΩ), and SPD+/SPD− pins configure sourcing/sinking current independently across eight levels without external gate resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 6 kVRMS for 1 minute - meets UL 1577, VDE 60747-17, and CSA 62368-1 reinforced insulation requirements. |
| Channel Skew | <5 ns - ensures precise timing alignment between VOA and VOB transitions in high-frequency switching. |
| Output Current | Up to 4 A peak sourcing/sinking - eight SelVCD™ levels eliminate need for external gate resistors. |
| CMTI | >200 kV/μs - prevents false triggering in noisy high-dv/dt environments like SiC/GaN inverters. |
| UVLO Thresholds | 4 V, 8 V, 12 V, or 15 V - configurable per device variant to match gate driver supply rail stability. |
| Operating Temp | –40 °C to +125 °C - qualified per AEC-Q100 Grade 1 for under-hood automotive applications. |
| Package | Narrow-body 16-pin SOIC (IS3R) - 7.5 mm creepage, RoHS-compliant, surface-mount compatible. |
Pinout & Package
Narrow-body 16-pin SOIC package (IS3R) with 7.5 mm minimum creepage distance and reinforced insulation barrier between logic and power sides.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Non-inverting logic input for gate driver A | Accepts CMOS-level signal; unused in PWM-mode devices like SI82F89ABE-IS3R. |
| VIB | Non-inverting logic input for gate driver B | Not used; SI82F89ABE-IS3R uses single PWM input instead of dual inputs. |
| PWM | Complementary logic input for both drivers | Drives VOA high / VOB low when high; VOA low / VOB high when low - core half-bridge control. |
| DIS | Active-high disable control | Forces VOA and VOB low unconditionally; overrides PWM state for safe shutdown. |
| DT | Dead time programming input | Resistor-to-GND sets dead time (10–110 kΩ → ~17–200 ns); connect to VDDI to disable protection. |
| SPD+ | Sourcing current programming input | Configures turn-on current level (SPD1–SPD8); resistor or voltage source selects 8-step output drive. |
| SPD− | Sinking current programming input | Configures turn-off current level (SPD1–SPD8); independent of SPD+ for asymmetric drive tuning. |
| VDDI | Logic input supply | 3–20 V range powers internal logic, isolation modulator, and input receivers. |
| GNDI | Logic ground reference | Isolated return path for VDDI; no electrical connection to GNDA/GNDB. |
| VDDA | Gate driver A supply | 5–30 V powers high-side output stage; includes independent UVLO monitoring. |
| GNDA | Gate driver A ground | Return path for VDDA; enables floating high-side operation in half-bridge configurations. |
| VDDB | Gate driver B supply | 5–30 V powers low-side output stage; independent UVLO and thermal protection. |
| GNDB | Gate driver B ground | Return path for VDDB; referenced to system power ground in typical half-bridge layouts. |
| VOA | Gate driver A output | Current-source output with integrated Miller clamp; connects directly to high-side switch gate. |
| VOB | Gate driver B output | Current-source output with integrated Miller clamp; connects directly to low-side switch gate. |
| NC | No connection | Pins 12 and 13 are unconnected die pads; must remain floating per datasheet. |
Key Features
| Feature | Design Value |
|---|---|
| Selectable Variable Current Drive (SelVCD™) | Eight discrete sourcing/sinking current levels set via SPD+/SPD− pins - eliminates gate resistors and enables dynamic drive strength tuning. |
| Integrated Miller Clamp | Engages automatically during VOH→VOL transition at VMCTA/B threshold - suppresses Miller-induced shoot-through without external components. |
| Programmable Dead Time | Resistor-controlled DT pin sets precise inter-channel delay (17–200 ns) - prevents cross-conduction in half-bridge power stages. |
| High CMTI & Low Skew | >200 kV/μs common-mode transient immunity and <5 ns channel-to-channel skew - ensures robust timing in fast-switching SiC/GaN systems. |
| AEC-Q100 Qualified | Grade 1 (–40 °C to +125 °C) qualification with automotive-specific manufacturing flow - supports EV traction inverters and onboard chargers. |
Applications
| Motor Drives | Onboard Chargers |
|---|---|
Use Scenario: Three-phase inverter for electric power steering (EPS) or HVAC compressor in BEV platforms. IC Role / Device Role / Timing Role: High-Side/Low-Side gate driver controlling SiC MOSFETs in half-bridge legs with synchronized dead time and Miller clamping. Use Value: Enables 100 kHz+ switching with <5 ns skew and >200 kV/μs CMTI, reducing EMI and improving torque response fidelity. |
Use Scenario: Bidirectional AC/DC and DC/DC conversion in 11 kW OBC modules with GaN HEMTs. IC Role / Device Role / Timing Role: Isolated gate driver delivering matched turn-on/turn-off timing to high-frequency GaN switches in totem-pole PFC and LLC resonant stages. Use Value: SelVCD™ allows fine-tuned gate drive strength to minimize switching losses while maintaining zero-voltage switching (ZVS) margin. |
| Power Inverters | Uninterruptible Power Supplies |
Use Scenario: Solar string inverters with 1200 V SiC modules operating at 50–100 kHz. IC Role / Device Role / Timing Role: Reinforced-isolation driver providing 6 kVRMS safety separation and UVLO monitoring per gate supply rail. Use Value: Dual independent UVLO (VDDA/VDDB) prevents partial conduction faults during asymmetric rail brownouts. |
Use Scenario: Online double-conversion UPS systems requiring galvanic isolation between control and power stages. IC Role / Device Role / Timing Role: Fault-tolerant gate driver with defined output states during power-up/down and DIS-initiated shutdown. Use Value: No unknown output states and unconditional DIS override ensure fail-safe operation during grid transients or battery depletion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si82F89BBE-IS3R | Same pinout and specs, but features EN (enable) instead of DIS (disable) logic polarity. | Requires active-high enable signal rather than active-high disable; incompatible in DIS-driven safety architectures. | Select SI82F89ABE-IS3R when system-level fault handling mandates unconditional low-side override via DIS. |
| UCC5390SCDR | TI part with 5.7 kVRMS isolation, 100 kV/μs CMTI, and fixed 4-A peak drive - no SelVCD™ or SPD± programming. | Lacks current-level programmability and Miller clamp integration; requires external gate resistors and clamps. | Choose SI82F89ABE-IS3R where dynamic drive strength adaptation and integrated Miller clamping reduce BOM count and layout complexity. |
Compared with Si82F89BBE-IS3R and UCC5390SCDR, SI82F89ABE-IS3R uniquely combines DIS-based fail-safe shutdown, eight-level SelVCD™ tuning, and monolithic Miller clamping - enabling compact, high-reliability half-bridge designs for automotive and industrial inverters without external passive components.
Availability
SI82F89ABE-IS3R is available at Aetrix Electronics and suitable for motor drives, onboard chargers, and uninterruptible power supplies requiring stable component supply, AEC-Q100 compliance, and reinforced isolation certification.
Supply support for SI82F89ABE-IS3R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for wireless, automotive, and industrial markets.
The Si82Fx family was designed specifically for high-reliability isolated gate driving in next-generation power electronics - targeting SiC/GaN-based motor inverters, EV chargers, and renewable energy systems demanding low skew, high CMTI, and programmable drive strength.
FAQ
What is the function of the DIS pin on the SI82F89ABE-IS3R?
The DIS (Disable) pin on the SI82F89ABE-IS3R is an active-high control input that unconditionally forces both VOA and VOB outputs low, overriding all other logic inputs including PWM. This provides hardware-level fault containment during overcurrent or thermal events. When DIS is asserted (logic high), SI82F89ABE-IS3R enters immediate shutdown mode with guaranteed low-state outputs, making it critical for functional safety architectures in automotive and industrial inverters.
Does the SI82F89ABE-IS3R support dynamic adjustment of gate drive current during operation?
Yes, the SI82F89ABE-IS3R supports dynamic speed control via its SPD+ and SPD− pins. Instead of fixed resistors, a voltage source can be applied to these pins to change sourcing/sinking current levels in real time, with a Speed Update Delay (tSUD) of typically 100 ns. This capability allows SI82F89ABE-IS3R to adapt drive strength during soft-start, fault recovery, or ZVS optimization - eliminating need for multiple discrete gate resistors or external DACs.
How does the Miller clamp operate in the SI82F89ABE-IS3R?
The Miller clamp in the SI82F89ABE-IS3R engages automatically when VOA or VOB falls below the VMCTA/B threshold during turn-off, temporarily switching sinking current to the highest SelVCD™ level (SPD7−) to rapidly discharge the Miller capacitance. It remains active until the next rising edge, preventing dv/dt-induced false turn-on. SI82F89ABE-IS3R requires direct connection to the switch gate - no series gate resistors - to maintain full clamp effectiveness and avoid voltage drop that would degrade performance.
What isolation certifications apply to the SI82F89ABE-IS3R?
The SI82F89ABE-IS3R is certified for 6 kVRMS reinforced isolation per UL 1577 (1-minute test), VDE 60747-17, CSA 62368-1, and CQC GB4943.1. It also meets 1500 VRMS working voltage and 10 kV bipolar surge requirements. These certifications validate its use in safety-critical applications such as automotive traction inverters and medical-grade power supplies where galvanic separation between control and power domains is mandated.
Can the SI82F89ABE-IS3R be used in universal (dual independent) mode instead of High-Side/Low-Side mode?
No - the SI82F89ABE-IS3R is factory-configured exclusively for High-Side/Low-Side operation with PWM input. Unlike universal variants (e.g., Si82F39x), it lacks VIA/VIB dual-input capability and cannot be reconfigured via pin strapping. Its DT pin is intended only for dead time insertion in half-bridge topologies; connecting DT to VDDI disables overlap protection but does not convert SI82F89ABE-IS3R into a dual independent driver.
SI82F89ABE-IS3R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82F89ABE-IS3R FAQ
1.How can I place an order for SI82F89ABE-IS3R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82F89ABE-IS3R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82F89ABE-IS3R reliable?
The price and inventory of SI82F89ABE-IS3R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82F89ABE-IS3R is usually 5 days.
3.What payment methods are accepted for SI82F89ABE-IS3R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82F89ABE-IS3R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82F89ABE-IS3R?
SI82F89ABE-IS3R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82F89ABE-IS3R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82F89ABE-IS3R?
For technical support, including SI82F89ABE-IS3R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82F89ABE-IS3R requirements.
6.How does Aetrix verify that SI82F89ABE-IS3R is sourced from the original manufacturer or authorized distributors?
All SI82F89ABE-IS3R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82F89ABE-IS3R meets industry standards.
7.What is the process for return or replacement of SI82F89ABE-IS3R?
All SI82F89ABE-IS3R units undergo pre-shipment inspection (PSI). If there is an issue with SI82F89ABE-IS3R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82F89ABE-IS3R part is unused and in its original packaging.
Return procedure for SI82F89ABE-IS3R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82F89ABE-IS3R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
