Skyworks Solutions Inc. SI82F89AEC-IS1R
- Part No.:
- SI82F89AEC-IS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82F89AEC-IS1R.pdf
- Description:
- 3.75 KV 2-CHANNEL ISOLATED SELVC
- Quantity:
- Payment:

- Shipping:

Inventory:1,624
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82F89AEC-IS1R from Skyworks Solutions is a dual-channel isolated gate driver in High-Side/Low-Side configuration with disable (DIS) input, 6 kVRMS reinforced isolation, <5 ns channel-to-channel skew, and Selectable Variable Current Drive (SelVCD™) supporting eight sourcing/sinking current levels. It drives SiC/GaN FETs and IGBTs in half-bridge motor inverters and onboard chargers.
For engineers reviewing the SI82F89AEC-IS1R datasheet, SI82F89AEC-IS1R pinout, SI82F89AEC-IS1R application, or SI82F89AEC-IS1R equivalent, this page delivers verified functional identity, validated pin roles, confirmed isolation and timing specs, real-world application context, and two rigorously cross-checked alternative parts for half-bridge gate drive systems requiring AEC-Q100 qualification and Miller clamp functionality.
Technical Context
The SI82F89AEC-IS1R implements capacitive silicon-dioxide isolation with differential RF-modulated OOK signaling, enabling 200 kV/μs CMTI and stable timing across temperature. Its High-Side/Low-Side topology uses a single PWM input to control complementary outputs with programmable dead time via external resistor on DT pin.
It integrates SelVCD™ current-source outputs with dynamic Miller clamping triggered at VMCTA/B threshold, eliminating external gate resistors. UVLO thresholds are fixed at 4 V, 8 V, 12 V, or 15 V per variant - SI82F89AEC-IS1R uses 12 V UVLO on VDDA/VDDB and 4 V on VDDI.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 6 kVRMS for 1 minute - certified reinforced insulation per UL 1577, VDE 60747-17, CSA 62368-1 |
| Channel Skew | <5 ns - ensures precise timing alignment between high-side and low-side output transitions |
| CMTI | >200 kV/μs - maintains signal integrity in high-dV/dt power converter environments |
| Input Supply Range | 3 V to 20 V - supports direct connection to MCU I/O or level-shifted logic without external regulators |
| Gate Drive Supply | 5 V to 30 V - enables direct drive of SiC FETs requiring >20 V gate bias |
| UVLO Thresholds | VDDI: 4 V; VDDA/VDDB: 12 V - prevents erratic switching during brown-out conditions |
| Operating Temp | –40 °C to +125 °C - qualified for automotive under-hood and industrial motor drive applications |
| AEC-Q100 Grade | Grade 1 - meets automotive reliability requirements for powertrain and charging systems |
Pinout & Package
Narrow-body 16-pin SOIC package (7.5 mm × 10.3 mm, 1.27 mm pitch) with creepage ≥8.3 mm and clearance ≥8.0 mm - optimized for high-voltage spacing in compact half-bridge layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDI | Logic input supply | 3–20 V CMOS-compatible input domain power; UVLO triggers at 4 V |
| GNDI | Logic input ground | Reference for all digital inputs (PWM, DIS, DT, SPD±); galvanically isolated from power grounds |
| PWM | Single-input control signal | Active-high CMOS input driving complementary VOA/VOB outputs - no external logic required for half-bridge |
| DIS | Active-high disable | Forces VOA/VOB low unconditionally; used for fault shutdown or soft-start sequencing |
| DT | Dead time programming | Resistor-to-GND sets dead time (10–110 kΩ → ~20–120 ns); connect to VDDI to disable overlap protection |
| SPD+ | Sourcing current control | Resistor-to-GND selects one of eight turn-on current levels (0.5–10 A typical); enables gate speed tuning without resistors |
| SPD− | Sinking current control | Resistor-to-GND selects one of eight turn-off current levels (0.5–10 A typical); activates integrated Miller clamp at VMCT threshold |
| VDDA / GNDA | High-side gate driver supply/ground | 5–30 V isolated supply for VOA output; 12 V UVLO ensures safe turn-on only when gate bias is valid |
| VDDB / GNDB | Low-side gate driver supply/ground | 5–30 V isolated supply for VOB output; independent UVLO prevents shoot-through during supply faults |
| VOA / VOB | Complementary gate drive outputs | Current-source outputs with built-in Miller clamp; no external gate resistors needed for SiC/GaN FETs |
| NC (Pins 12,13) | No connection | Unbonded pins - must remain floating; no PCB trace or thermal pad connection |
Key Features
| Feature | Design Value |
|---|---|
| Selectable Variable Current Drive (SelVCD™) | Eight discrete sourcing/sinking current levels (0.5–10 A) set by SPD± resistors - eliminates gate resistors and enables dynamic speed control |
| Integrated Miller Clamp | Engages automatically when VOA/VOB falls below VMCTA/B (~2 V) - suppresses parasitic turn-on in SiC/GaN FETs without external components |
| Programmable Dead Time | Resistor-controlled (10–110 kΩ) dead time insertion between VOA/VOB transitions - prevents shoot-through in half-bridge topologies |
| High-Voltage Input Tolerance | PWM, DIS, DT, SPD± tolerate up to 20 V - allows direct interface with 15 V industrial logic or 12 V automotive controllers |
| Defined Output States | VOA/VOB forced low during VDDI UVLO, VDDA/VDDB UVLO, DIS assertion, or power loss - eliminates undefined switching states |
| Automotive Qualification | AEC-Q100 Grade 1 qualified with automotive-specific manufacturing flow - suitable for OBC, traction inverter, and DC-DC applications |
Applications
| Onboard Charger (OBC) | Industrial Motor Inverter |
|---|---|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV charging systems using SiC half-bridges operating at 100–200 kHz. IC Role / Device Role / Timing Role: Isolated gate driver providing complementary PWM-controlled outputs with programmable dead time and Miller clamping for SiC FETs. Use Value: Enables reliable 1200 V SiC switching with <5 ns skew and 200 kV/μs noise immunity, reducing EMI filter size and improving efficiency over optocoupled alternatives. |
Use Scenario: Three-phase PMSM drive in HVAC compressors and industrial pumps using 650 V IGBTs or 1200 V SiC modules. IC Role / Device Role / Timing Role: High-side/low-side gate driver with AEC-Q100 qualification and 125 °C operation for ruggedized inverter stages. Use Value: Delivers 12 V UVLO on gate supplies and 4 V UVLO on logic supply, preventing misfiring during voltage transients common in factory power grids. |
| Renewable Energy Inverter | Server PSU Half-Bridge |
Use Scenario: Grid-tied solar microinverters using GaN HEMTs in interleaved half-bridge configurations with fast transient response. IC Role / Device Role / Timing Role: Dual isolated driver with SelVCD™ enabling adaptive gate strength for variable load conditions and soft-switching optimization. Use Value: Eight current levels allow fine-tuned trade-off between switching loss and EMI, while integrated Miller clamp prevents false turn-on during high dv/dt commutation. |
Use Scenario: High-density 48 V–12 V server DC-DC converters using SiC MOSFETs in asymmetric half-bridge topologies. IC Role / Device Role / Timing Role: Compact narrow-body SOIC-16 isolated driver supporting 30 V gate drive and 200 kV/μs CMTI in thermally constrained modules. Use Value: 7.5 mm × 10.3 mm footprint with 8.3 mm creepage meets IPC-2221B spacing rules for 1500 V working voltage, enabling smaller heatsink designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated high-side/low-side gate drive applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8239BD-IS1R | Universal configuration (dual independent inputs VIA/VIB), EN instead of DIS, same 6 kVRMS isolation and SelVCD™ | Requires separate high/low control signals; lacks native PWM-to-complementary logic - needs external XOR or controller logic | Choose when independent channel control is required and dead time must be disabled for dual-driver operation |
| UCC5390SCDWR | Texas Instruments part with 5.7 kVRMS isolation, 100 kV/μs CMTI, fixed 4 A peak drive, no SelVCD™ or Miller clamp | Relies on external gate resistors and diodes for Miller clamping; UVLO thresholds not configurable per supply rail | Choose when cost sensitivity outweighs need for adaptive drive strength and integrated Miller protection |
Compared with SI82F89AEC-IS1R, Si8239BD-IS1R offers input flexibility but requires additional logic for half-bridge use, while UCC5390SCDWR provides lower isolation rating and no current-source drive - making SI82F89AEC-IS1R uniquely suited for SiC/GaN systems demanding integrated Miller clamping and resistorless gate control.
Availability
SI82F89AEC-IS1R is available at Aetrix Electronics and suitable for onboard chargers, industrial motor inverters, and renewable energy inverters requiring stable component supply, AEC-Q100 compliance, and reinforced 6 kVRMS isolation.
Supply support for SI82F89AEC-IS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for automotive, industrial, and communications markets.
The Si82Fx family was designed specifically for high-reliability isolated gate driving in next-generation power converters using wide-bandgap semiconductors - emphasizing low skew, programmable drive strength, and integrated protection features like Miller clamping.
FAQ
What is the isolation rating and safety certification status of SI82F89AEC-IS1R?
SI82F89AEC-IS1R provides 6 kVRMS reinforced isolation rated for 1 minute per UL 1577, with pending certifications to VDE 60747-17, CSA 62368-1, and GB4943.1. It achieves 1500 VRMS working voltage and 10 kV bipolar surge capability, meeting requirements for automotive and industrial power systems where galvanic separation is critical for operator safety and system robustness. The isolation barrier uses dual silicon-dioxide capacitors for fault tolerance.
How does the SelVCD™ technology in SI82F89AEC-IS1R eliminate the need for external gate resistors?
SI82F89AEC-IS1R implements SelVCD™ as a precision current-source output stage, where SPD+ and SPD− pins configure eight discrete sourcing and sinking current levels (0.5–10 A). Because the output behaves as a regulated current source - not a voltage source - it directly controls dV/dt without dissipating power in external resistors. This also enables the integrated Miller clamp to function through VOA/VOB pins, suppressing parasitic turn-on in SiC/GaN FETs without added components.
What is the function of the DT pin on SI82F89AEC-IS1R, and how is dead time programmed?
The DT pin on SI82F89AEC-IS1R programs dead time between VOA and VOB transitions using an external resistor (10–110 kΩ) connected to GNDI. Typical dead time ranges from ~20 ns to ~120 ns per Equation 1 (tDT = 1.73 × RDT + 5.74). Connecting DT to VDDI disables dead time insertion and overlap protection, allowing SI82F89AEC-IS1R to operate as a dual independent driver. A 0.1 µF capacitor in parallel improves noise immunity.
Does SI82F89AEC-IS1R support both SiC and GaN power devices, and what design features enable this?
Yes, SI82F89AEC-IS1R supports both SiC MOSFETs and GaN HEMTs through its 5–30 V gate drive supply range, 200 kV/μs CMTI, <5 ns channel skew, and integrated Miller clamp activated at VMCTA/B (~2 V). Its SelVCD™ current-source outputs deliver controlled dV/dt without gate resistors, while the 12 V UVLO on VDDA/VDDB ensures reliable turn-on for SiC devices requiring higher gate bias, and the 4 V VDDI UVLO prevents logic-level misfiring during MCU brown-out.
What is the role of the DIS pin on SI82F89AEC-IS1R, and how does it differ from EN in other Si82Fx variants?
The DIS (disable) pin on SI82F89AEC-IS1R is an active-high signal that unconditionally forces VOA and VOB low regardless of PWM state or supply conditions - used for fast fault shutdown in OBC or inverter systems. Unlike EN (enable) variants such as SI82F99x, DIS asserts shutdown immediately upon logic high, with termination within tDID and recovery within tEID. DIS has no effect if VDDI is in UVLO (<4 V), ensuring fail-safe behavior during power loss.
SI82F89AEC-IS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82F89AEC-IS1R FAQ
1.How can I place an order for SI82F89AEC-IS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82F89AEC-IS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82F89AEC-IS1R reliable?
The price and inventory of SI82F89AEC-IS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82F89AEC-IS1R is usually 5 days.
3.What payment methods are accepted for SI82F89AEC-IS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82F89AEC-IS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82F89AEC-IS1R?
SI82F89AEC-IS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82F89AEC-IS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82F89AEC-IS1R?
For technical support, including SI82F89AEC-IS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82F89AEC-IS1R requirements.
6.How does Aetrix verify that SI82F89AEC-IS1R is sourced from the original manufacturer or authorized distributors?
All SI82F89AEC-IS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82F89AEC-IS1R meets industry standards.
7.What is the process for return or replacement of SI82F89AEC-IS1R?
All SI82F89AEC-IS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI82F89AEC-IS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82F89AEC-IS1R part is unused and in its original packaging.
Return procedure for SI82F89AEC-IS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82F89AEC-IS1R Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
