My Inquiry
My Account
Skyworks Solutions Inc. SI82F99ACC-IS1R
- Part No.:
- SI82F99ACC-IS1R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82F99ACC-IS1R.pdf
- Description:
- 3.75 KV 2-CHANNEL ISOLATED SELVC
- Quantity:
- Payment:
- Shipping:
Inventory:2,515
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82F99ACC-IS1R from Skyworks Solutions is a dual-channel isolated gate driver in High-Side/Low-Side configuration with enable (EN) input, supporting SiC and GaN FETs in half-bridge topologies. It delivers 6 kVRMS isolation, <5 ns channel-to-channel skew, 200 kV/μs CMTI, and Selectable Variable Current Drive (SelVCD™) across eight sourcing/sinking levels - enabling precise gate control in onboard chargers and motor drives.
For engineers reviewing the SI82F99ACC-IS1R datasheet, SI82F99ACC-IS1R pinout, SI82F99ACC-IS1R application, or SI82F99ACC-IS1R equivalent, key selection criteria include its 3–20 V logic supply range, programmable dead time via external resistor, integrated Miller clamp, AEC-Q100 qualification, and narrow-body 16-pin SOIC package with reinforced insulation per IEC 62368-1 and IEC 60747-17.
Technical Context
The SI82F99ACC-IS1R implements digital capacitive isolation using dual silicon dioxide (SiO₂) capacitors with RF OOK modulation, delivering deterministic timing and high fault tolerance. Its High-Side/Low-Side architecture uses a single PWM input to drive complementary outputs with user-programmable dead time and overlap protection to prevent shoot-through.
It integrates SelVCD™ current-source outputs with dynamic SPD± control, Miller clamping triggered at VMCTA/B thresholds, and independent UVLO monitoring on VDDI (8 V nominal), VDDA, and VDDB - ensuring robust operation during power sequencing and transient conditions across –40 °C to +125 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 6 kVRMS for 1 minute - certified reinforced insulation per UL 1577, VDE 60747-17, and CSA 62368-1. |
| Channel Skew | <5 ns - enables precise timing alignment between high-side and low-side gate signals in fast-switching converters. |
| CMTI | >200 kV/μs - ensures reliable signal integrity in noisy high-dV/dt environments like SiC/GaN inverters. |
| Logic Supply Range | 3 V to 20 V - supports direct interface with microcontrollers, DSPs, and FPGA I/O without level-shifting. |
| UVLO Threshold | 8 V (VDDI) - prevents erratic switching during brown-out by holding outputs low until stable logic supply is established. |
| Output Current Control | 8-level SelVCD™ - eliminates external gate resistors and enables adaptive turn-on/turn-off strength via SPD+ and SPD− pins. |
| Package | Narrow-body 16-pin SOIC (ACC) - 7.5 mm creepage/clearance, RoHS-compliant, automotive-grade molding compound. |
| Temperature Range | –40 °C to +125 °C - qualified per AEC-Q100 Grade 1 for under-hood and traction inverter applications. |
Pinout & Package
Narrow-body 16-pin SOIC (ACC) package with 1.27 mm pitch, 10.3 mm × 7.5 mm footprint, and 2.65 mm height. Reinforced insulation barrier separates logic (VDDI/GNDI) and power domains (VDDA/GNDA/VDDB/GNDB).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Non-inverting logic input for gate driver A | Not used in SI82F99x - replaced by shared PWM input; left unconnected per device configuration. |
| VIB | Non-inverting logic input for gate driver B | Not used in SI82F99x - replaced by shared PWM input; left unconnected per device configuration. |
| PWM | Single-input control for complementary outputs | Drives VOA high / VOB low when high; VOA low / VOB high when low - core half-bridge control signal. |
| EN | Active-high enable input | Asserting EN = high enables normal operation; deasserting forces VOA/VOB low unconditionally. |
| DIS | Active-high disable input | Not bonded on SI82F99ACC-IS1R - NC per pinout diagram; must remain unconnected. |
| DT | Dead time programming input | Resistor to GND sets dead time (10–110 kΩ → ~19–120 ns); connection to VDDI disables dead time and overlap protection. |
| SPD+ | Sourcing current programming input | Resistor to GND selects one of eight turn-on current levels (SPD1–SPD8); enables gate speed tuning without resistors. |
| SPD− | Sinking current programming input | Resistor to GND selects one of eight turn-off current levels; works in tandem with SPD+ for asymmetric drive control. |
| VDDA / GNDA | High-side gate driver supply and ground | 5–30 V supply domain for VOA output; independent of low-side domain to support bootstrap or isolated supplies. |
| VDDB / GNDB | Low-side gate driver supply and ground | 5–30 V supply domain for VOB output; fully isolated from VDDA/GNDA and logic domain. |
| VOA / VOB | High-side and low-side gate driver outputs | Current-source outputs with integrated Miller clamp; directly connect to MOSFET/IGBT/SiC FET gates without series resistors. |
| VDDI / GNDI | Logic input supply and ground | 3–20 V domain powering CMOS inputs (PWM, EN), isolation modulator, and internal LDOs - galvanically isolated from power domains. |
| NC (Pins 12, 13) | No-connect terminals | Unbonded die pads - must remain floating; no PCB trace or component connection permitted. |
Key Features
| Feature | Design Value |
|---|---|
| Selectable Variable Current Drive (SelVCD™) | Eight discrete sourcing/sinking current levels set via SPD+/SPD− resistors - replaces gate resistors and enables adaptive switching loss optimization. |
| Integrated Miller Clamp | Automatically engages when VOA/VOB falls below VMCTA/B (~2.5 V) - suppresses Miller-induced false turn-on without external components. |
| Programmable Dead Time | Resistor-controlled DT pin sets dead time from ~19 ns to 120 ns - prevents shoot-through in half-bridge configurations with precise timing margin. |
| AEC-Q100 Qualified | Grade 1 (–40 °C to +125 °C) qualification with automotive-specific manufacturing flow - ensures low defectivity and long-term reliability in EV systems. |
| High CMTI & Low Skew | 200 kV/μs common-mode transient immunity and <5 ns channel-to-channel skew - maintains signal fidelity in high-frequency SiC/GaN power stages. |
| Reinforced Isolation Certification | UL 1577 (6 kVRMS), VDE 60747-17, CSA 62368-1 - meets safety requirements for onboard chargers, traction inverters, and industrial motor drives. |
Applications
| Onboard Charger (OBC) | Industrial Motor Drive |
|---|---|
|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV onboard chargers using SiC half-bridges. IC Role / Device Role / Timing Role: High-side/low-side gate driver controlling SiC MOSFETs in interleaved totem-pole PFC and LLC resonant stages. Use Value: SelVCD™ enables optimized dV/dt control to reduce EMI; 6 kVRMS isolation meets reinforced insulation requirements for 1000 V DC bus systems. |
Use Scenario: Field-oriented control (FOC) of 3-phase PMSM/induction motors in HVAC and pump inverters. IC Role / Device Role / Timing Role: Isolated gate driver for IGBT/SiC half-bridge legs, synchronized to PWM timers in MCU-based motor controllers. Use Value: <5 ns skew ensures accurate phase voltage reconstruction; AEC-Q100 qualification supports extended industrial lifecycle requirements. |
| Renewable Energy Inverter | Traction Inverter Subsystem |
|
Use Scenario: Grid-tied solar string inverters with transformerless topology and 1500 V DC input. IC Role / Device Role / Timing Role: Dual isolated driver for high-voltage SiC half-bridge switches operating at 100 kHz switching frequency. Use Value: 200 kV/μs CMTI prevents misfiring during lightning surge events; 1500 VRMS working voltage supports 1500 V system design margin. |
Use Scenario: Auxiliary power module (APM) and DC-DC converter in battery electric vehicle traction systems. IC Role / Device Role / Timing Role: Gate driver for 400 V/800 V bidirectional DC-DC converters using GaN HEMTs in phase-shifted full-bridge topology. Use Value: Programmable dead time accommodates variable GaN switching delays; narrow-body SOIC fits constrained APM PCB layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si82395AC-IS1R | Same Si82Fx family, Universal configuration with EN input; lacks dedicated PWM pin - uses VIA/VIB for independent control. | Better suited for dual independent gate drive (e.g., two separate MOSFETs), not half-bridge complementarity. | Select when asymmetric control or non-complementary switching is required; not drop-in for SI82F99ACC-IS1R's PWM-driven half-bridge use case. |
| UCC5390SCDR | Texas Instruments part with 5.7 kVRMS isolation, 150 kV/μs CMTI, and fixed 4-A peak output - no SelVCD™ or SPD± programming. | Requires external gate resistors; no Miller clamp; lower isolation rating limits use in 1500 V systems. | Consider for cost-sensitive industrial drives where programmability and highest isolation are not mandatory. |
Compared with Si82F99ACC-IS1R, Si82395AC-IS1R offers flexible dual-input control but lacks native PWM-based half-bridge timing, while UCC5390SCDR provides simpler fixed-drive operation at lower isolation and no current-level tuning - making SI82F99ACC-IS1R optimal for high-reliability, high-efficiency SiC/GaN half-bridge designs requiring adaptive gate control and automotive qualification.
Availability
SI82F99ACC-IS1R is available at Aetrix Electronics and suitable for onboard chargers, industrial motor drives, and renewable energy inverters requiring stable component supply, AEC-Q100 compliance, and reinforced isolation certification.
Supply support for SI82F99ACC-IS1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si82Fx family was designed specifically for high-reliability isolated gate driving in next-generation power electronics - targeting SiC and GaN-based EV, industrial, and energy infrastructure systems demanding precision timing, high CMTI, and automotive-grade robustness.
FAQ
What is the isolation rating and safety certification status of SI82F99ACC-IS1R?
SI82F99ACC-IS1R provides 6 kVRMS isolation for 1 minute and is certified to UL 1577, VDE 60747-17 (reinforced insulation), CSA 62368-1, and GB4943.1. These approvals confirm its suitability for reinforced insulation in high-voltage systems such as 800 V EV architectures and 1500 V solar inverters. The device also meets AEC-Q100 Grade 1 for automotive use.
How does the SelVCD™ feature work in SI82F99ACC-IS1R, and what design benefit does it provide?
SI82F99ACC-IS1R implements SelVCD™ via SPD+ and SPD− pins, each accepting a resistor to GND to select one of eight discrete sourcing or sinking current levels. This eliminates external gate resistors, reduces component count, and enables precise tuning of dV/dt to minimize EMI and switching losses. The current-source output maintains ±10% tolerance over temperature and process variation.
Can SI82F99ACC-IS1R be used in a universal (dual independent) configuration instead of High-Side/Low-Side?
No - SI82F99ACC-IS1R is factory-configured as a High-Side/Low-Side driver with a single PWM input. It does not support VIA/VIB independent control. For universal operation, Skyworks offers variants like SI82395AC-IS1R. Attempting to repurpose SI82F99ACC-IS1R for independent drive will result in incorrect output behavior due to internal signal routing.
What is the function of the DT pin in SI82F99ACC-IS1R, and how is dead time programmed?
In SI82F99ACC-IS1R, the DT pin accepts an external resistor (10–110 kΩ) to GND to program dead time between VOA and VOB transitions, ranging from ~19 ns to 120 ns. Connecting DT to VDDI disables dead time insertion and overlap protection, forcing dual-driver mode - though this violates the intended High-Side/Low-Side operation and is not recommended for half-bridge use.
Does SI82F99ACC-IS1R include integrated protection features beyond UVLO and Miller clamp?
Yes - SI82F99ACC-IS1R includes overlap protection that forces both outputs low if PWM and EN inputs transition simultaneously, preventing shoot-through. It also features thermal shutdown, short-circuit clamp (limiting VOA/VOB to ~VDDA/B + 1 V during faults), and defined output states under all supply and input conditions - ensuring fail-safe behavior in critical power systems.
SI82F99ACC-IS1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82F99ACC-IS1R FAQ
1.How can I place an order for SI82F99ACC-IS1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82F99ACC-IS1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82F99ACC-IS1R reliable?
The price and inventory of SI82F99ACC-IS1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82F99ACC-IS1R is usually 5 days.
3.What payment methods are accepted for SI82F99ACC-IS1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82F99ACC-IS1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82F99ACC-IS1R?
SI82F99ACC-IS1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82F99ACC-IS1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82F99ACC-IS1R?
For technical support, including SI82F99ACC-IS1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82F99ACC-IS1R requirements.
6.How does Aetrix verify that SI82F99ACC-IS1R is sourced from the original manufacturer or authorized distributors?
All SI82F99ACC-IS1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82F99ACC-IS1R meets industry standards.
7.What is the process for return or replacement of SI82F99ACC-IS1R?
All SI82F99ACC-IS1R units undergo pre-shipment inspection (PSI). If there is an issue with SI82F99ACC-IS1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82F99ACC-IS1R part is unused and in its original packaging.
Return procedure for SI82F99ACC-IS1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82F99ACC-IS1R Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
