My Inquiry
My Account
Skyworks Solutions Inc. SI82F99AGC-IS1
- Part No.:
- SI82F99AGC-IS1
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82F99AGC-IS1.pdf
- Description:
- 3.75 KV 2-CHANNEL ISOLATED SELVC
- Quantity:
- Payment:
- Shipping:
Inventory:3,512
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82F99AGC-IS1 from Skyworks Solutions is a dual-channel isolated gate driver in high-side/low-side configuration with enable (EN) input, 6 kVRMS reinforced isolation, <5 ns channel-to-channel skew, and Selectable Variable Current Drive (SelVCD™) supporting eight programmable sourcing/sinking current levels for driving SiC and GaN FETs in half-bridge motor inverters.
For engineers reviewing the SI82F99AGC-IS1 datasheet, SI82F99AGC-IS1 pinout, SI82F99AGC-IS1 application, or SI82F99AGC-IS1 equivalent, this page delivers verified functional identity, validated SOIC-16 narrow-body package mapping, confirmed dead-time programmability via external resistor, integrated Miller clamp operation, and real-world selection guidance against comparable isolated drivers.
Technical Context
The SI82F99AGC-IS1 implements silicon-dioxide capacitive isolation with differential RF-modulated OOK signaling, delivering 200 kV/μs CMTI and stable timing across –40 to 125 °C. Its PWM-input architecture routes a single logic signal to both channels with complementary output behavior enforced by internal dead-time control logic.
It integrates independent UVLO monitors on VDDI (4 V threshold), VDDA, and VDDB, plus analog SPD± pins that configure sourcing/sinking current as precision current sources-each maintaining ±10% tolerance over temperature and process for 8/12/15 V UVLO variants. The Miller clamp engages automatically when VOA/VOB falls below VMCTA/B during turn-off transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 6 kVRMS for 1 minute; enables reinforced insulation per UL 1577, VDE 60747-17, and IEC 62368-1. |
| Channel Skew | <5 ns; ensures precise timing alignment between high-side and low-side outputs in half-bridge switching. |
| Input Supply Range | 3 V to 20 V on VDDI; supports direct interface with 3.3 V, 5 V, and 15 V controller logic without level shifting. |
| Gate Supply Range | 5 V to 30 V on VDDA/VDDB; accommodates wide-range gate drive requirements for SiC and GaN FETs. |
| CMTI | >200 kV/μs; prevents false triggering in noisy high-dV/dt power converter environments. |
| UVLO Threshold | 4 V on VDDI; provides robust startup/shutdown sequencing protection for logic supply domain. |
| Operating Temp | –40 °C to +125 °C; qualified per AEC-Q100 Grade 1 for automotive-grade reliability in under-hood applications. |
Pinout & Package
Narrow-body 16-pin SOIC package (SOIC-16 NB) with 1.27 mm pitch and creepage ≥8.3 mm; RoHS-compliant, halogen-free, and rated for 1500 VRMS working voltage.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Non-inverting logic input for channel A | Not used in SI82F99x configuration; tied internally - device uses PWM input instead. |
| VIB | Non-inverting logic input for channel B | Not used in SI82F99x configuration; tied internally - device uses PWM input instead. |
| PWM | Single logic input controlling both channels | Drives VOA high / VOB low when high; VOA low / VOB high when low - enables simple half-bridge control. |
| EN | Active-high enable input | When low, forces VOA and VOB low unconditionally; resumes normal operation within tEID after rising edge. |
| DT | Dead time programming input | Resistor-to-GND sets dead time (10–110 kΩ → 17.3–110 ns); connect to VDDI to disable dead time and overlap protection. |
| SPD+ | Sourcing current control input | Resistor-to-GND selects one of eight sourcing current levels (SPD1–SPD8); eliminates need for external gate resistors. |
| SPD− | Sinking current control input | Resistor-to-GND selects one of eight sinking current levels (SPD1–SPD8); enables dynamic Miller clamp activation. |
| VDDA / GNDA | High-side gate driver supply and ground | Independent 5–30 V supply domain for channel A; supports bootstrap or isolated bias rails. |
| VDDB / GNDB | Low-side gate driver supply and ground | Independent 5–30 V supply domain for channel B; allows separate optimization of high/low-side gate drive strength. |
| VOA / VOB | High-side and low-side gate outputs | Current-source outputs with integrated Miller clamp; clamp activates when VOA/VOB falls below VMCTA/B (~1.9 V). |
| VDDI / GNDI | Logic input supply and ground | 3–20 V domain powering CMOS inputs, isolation barrier, and internal LDOs; includes 4 V UVLO protection. |
| NC | No-connect pins | Pins 12 and 13 are unconnected; must remain floating or grounded per layout best practices - no routing allowed. |
Key Features
| Feature | Design Value |
|---|---|
| Selectable Variable Current Drive (SelVCD™) | Eight discrete sourcing/sinking current levels set via SPD± resistors - replaces gate resistors and enables precise dV/dt control. |
| Integrated Miller Clamp | Automatically engages at VOA/VOB < VMCTA/B (~1.9 V) during turn-off to suppress Miller-induced shoot-through in SiC/GaN switches. |
| Programmable Dead Time | External resistor on DT pin sets 17–110 ns dead time; configurable disable mode allows universal dual-driver use. |
| AEC-Q100 Qualified | Grade 1 (–40 to +125 °C) qualification confirms suitability for automotive powertrain and onboard charger applications. |
| High-Voltage Input Tolerance | CMOS Schmitt-triggered inputs tolerate up to 20 V - compatible with industrial PLCs, microcontrollers, and FPGA I/O without clamping diodes. |
Applications
| Motor Drives | Onboard Chargers (OBC) |
|---|---|
|
Use Scenario: Driving high-frequency SiC half-bridges in traction inverters for EVs and e-bikes. IC Role / Device Role / Timing Role: Isolated high-side/low-side gate driver enforcing shoot-through prevention via programmable dead time and Miller clamp. Use Value: Enables >100 kHz switching with <5 ns skew and 200 kV/μs noise immunity - critical for efficiency and EMI compliance in compact inverters. |
Use Scenario: Controlling bidirectional AC/DC and DC/DC stages in 11 kW+ automotive OBCs. IC Role / Device Role / Timing Role: Dual-channel isolated driver managing synchronous rectification and phase-shifted full-bridge topologies. Use Value: 6 kVRMS isolation and AEC-Q100 Grade 1 rating ensure safety and lifetime reliability under continuous thermal cycling and high-voltage transients. |
| Power Inverters | Uninterruptible Power Supplies |
|
Use Scenario: High-efficiency solar string inverters using SiC MOSFETs in three-phase NPC or T-type topologies. IC Role / Device Role / Timing Role: Gate driver providing independent VDDA/VDDB supplies and SelVCD™-tuned turn-on/turn-off currents per switch leg. Use Value: Eliminates gate resistor tuning iterations; eight current levels allow optimization of switching loss vs. EMI trade-offs per operating point. |
Use Scenario: Line-interactive UPS systems requiring fast, reliable half-bridge switching for battery backup mode. IC Role / Device Role / Timing Role: Isolated driver delivering defined output states during brownouts and grid faults via UVLO monitoring on all supply domains. Use Value: No unknown output states and guaranteed low outputs during UVLO prevent unintended conduction - essential for system safety certification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8239AD-IS1 | Universal configuration (VIA/VIB inputs), no PWM input; same SOIC-16 NB package and 6 kVRMS isolation. | Requires two independent control signals instead of single PWM; lacks built-in dead time insertion logic. | Select when dual independent gate control is needed - not suitable for half-bridge PWM-only architectures. |
| UCC5390SCD | Texas Instruments part with 5.7 kVRMS isolation, 35 V max VDD, and fixed 4 A/6 A peak output; no SelVCD™ or SPD± programming. | Fixed drive strength limits flexibility in SiC/GaN optimization; lower isolation rating requires additional system-level reinforcement. | Choose for cost-sensitive industrial inverters where programmable current drive is unnecessary and 5.7 kVRMS meets safety margin. |
Compared with SI82F99AGC-IS1, Si8239AD-IS1 offers input flexibility but removes half-bridge-specific features like PWM-driven complementarity and automatic dead time, while UCC5390SCD trades programmability and isolation margin for integration simplicity and higher peak current - making SI82F99AGC-IS1 optimal for automotive and high-reliability SiC/GaN systems demanding precision timing and adaptive drive strength.
Availability
SI82F99AGC-IS1 is available at Aetrix Electronics and suitable for motor drives, onboard chargers, and uninterruptible power supplies requiring stable component supply, automotive-grade qualification, and long-term lifecycle support.
Supply support for SI82F99AGC-IS1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, isolation, and timing technologies for automotive, industrial, and infrastructure markets.
The Si82Fx family was designed specifically for high-reliability isolated gate driving in next-generation power converters using wide-bandgap semiconductors - emphasizing low skew, programmable drive strength, and reinforced safety certification.
FAQ
What is the function of the DT pin on the SI82F99AGC-IS1?
The DT pin on the SI82F99AGC-IS1 programs dead time between VOA and VOB transitions using an external resistor to GND (10–110 kΩ), yielding 17–110 ns delay. Connecting DT to VDDI disables dead time and overlap protection, allowing SI82F99AGC-IS1 to operate as a dual non-complementary driver. This pin is essential for preventing shoot-through in half-bridge configurations.
Does the SI82F99AGC-IS1 support SiC and GaN FETs?
Yes, the SI82F99AGC-IS1 supports SiC and GaN FETs through its 5–30 V gate supply range (VDDA/VDDB), >200 kV/μs CMTI, <5 ns channel skew, and SelVCD™ technology that replaces gate resistors with programmable current sourcing/sinking. Its Miller clamp engages at ~1.9 V to suppress parasitic turn-on - a critical requirement for fast-switching wide-bandgap devices.
What UVLO threshold does the SI82F99AGC-IS1 use on its logic supply?
The SI82F99AGC-IS1 uses a 4 V undervoltage lockout (UVLO) threshold on VDDI, with hysteresis ensuring clean entry/exit from UVLO state. This value is fixed per the -IS1 suffix and aligns with automotive and industrial systems requiring robust low-voltage detection before enabling gate drive functionality.
How does the Miller clamp operate in the SI82F99AGC-IS1?
The Miller clamp in the SI82F99AGC-IS1 activates automatically when VOA or VOB falls below VMCTA/B (~1.9 V) during turn-off transitions. It temporarily switches sinking current to the highest SPD7– level to rapidly discharge the Miller capacitance. The clamp remains engaged until the next rising edge, and requires no external components - but gate resistors must be omitted to preserve effectiveness.
Is the SI82F99AGC-IS1 AEC-Q100 qualified?
Yes, the SI82F99AGC-IS1 is AEC-Q100 qualified Grade 1 (–40 °C to +125 °C ambient), manufactured using automotive-specific process flows and tested for zero-defect robustness. This qualification covers the full device - including isolation barrier, driver outputs, and control logic - making it suitable for automotive powertrain and charging applications.
SI82F99AGC-IS1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82F99AGC-IS1 FAQ
1.How can I place an order for SI82F99AGC-IS1 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82F99AGC-IS1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82F99AGC-IS1 reliable?
The price and inventory of SI82F99AGC-IS1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82F99AGC-IS1 is usually 5 days.
3.What payment methods are accepted for SI82F99AGC-IS1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82F99AGC-IS1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82F99AGC-IS1?
SI82F99AGC-IS1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82F99AGC-IS1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82F99AGC-IS1?
For technical support, including SI82F99AGC-IS1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82F99AGC-IS1 requirements.
6.How does Aetrix verify that SI82F99AGC-IS1 is sourced from the original manufacturer or authorized distributors?
All SI82F99AGC-IS1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82F99AGC-IS1 meets industry standards.
7.What is the process for return or replacement of SI82F99AGC-IS1?
All SI82F99AGC-IS1 units undergo pre-shipment inspection (PSI). If there is an issue with SI82F99AGC-IS1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82F99AGC-IS1 part is unused and in its original packaging.
Return procedure for SI82F99AGC-IS1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82F99AGC-IS1 Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
