My Inquiry
My Account
Skyworks Solutions Inc. SI82F99BBE-IS3R
- Part No.:
- SI82F99BBE-IS3R
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Isolators - Gate Drivers
- Package:
- -
- Datasheet:
-
SI82F99BBE-IS3R.pdf
- Description:
- 6 KV 2-CHANNEL ISOLATED SELVCD G
- Quantity:
- Payment:
- Shipping:
Inventory:3,400
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI82F99BBE-IS3R from Skyworks Solutions is a dual-channel isolated gate driver in High-Side/Low-Side configuration with Enable (EN) input, 6 kVRMS reinforced isolation, SelVCD™ current-source outputs (8-level programmable sourcing/sinking), integrated Miller clamp, and <5 ns channel-to-channel skew. It drives SiC/GaN FETs and IGBTs in half-bridge topologies for onboard chargers and motor inverters.
For engineers reviewing the SI82F99BBE-IS3R datasheet, SI82F99BBE-IS3R pinout, SI82F99BBE-IS3R application, or SI82F99BBE-IS3R equivalent, key selection criteria include its 3–20 V logic supply range, 5–30 V gate supply capability, CMOS-compatible inputs with deglitch filter option, dead time programmability via external resistor, and AEC-Q100 qualification for automotive power systems.
Technical Context
The SI82F99BBE-IS3R implements silicon-dioxide capacitive isolation with differential RF-modulated OOK signaling, enabling 200 kV/µs CMTI and stable timing across temperature and lifetime. Its functional block includes dual independent UVLO monitors (4 V/8 V/12 V/15 V selectable per variant), analog SPD± inputs for dynamic current control, and digital dead time logic that inserts user-defined delay between VOA and VOB transitions to prevent shoot-through.
This device operates as a true current-source gate driver: output sourcing/sinking current remains within ±10% of target over temperature and process variation when configured with 8 V, 12 V, or 15 V UVLO; ±15% for 4 V UVLO. The Miller clamp engages automatically during VOH→VOL transitions at VMCTA/B threshold, bypassing external gate resistors and eliminating Miller-induced false turn-on.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 6 kVRMS for 1 minute - meets UL 1577, VDE 60747-17, and CSA 62368-1 reinforced insulation requirements. |
| Channel Skew | <5 ns - ensures precise timing alignment between high-side and low-side gate drive signals in half-bridge operation. |
| Logic Supply Range | 3 V to 20 V - supports direct interface with MCU GPIOs, FPGA banks, and industrial logic without level-shifting. |
| Gate Supply Range | 5 V to 30 V - enables direct driving of SiC FETs requiring >20 V gate bias and IGBTs needing 15 V turn-on. |
| CMTI | >200 kV/µs - rejects fast common-mode transients in high-dv/dt power stages like EV traction inverters. |
| UVLO Thresholds | 4 V / 8 V / 12 V / 15 V - configurable per device variant to match gate driver supply rails and prevent partial turn-on. |
| Operating Temp | –40 °C to +125 °C - qualified for under-hood automotive applications and industrial motor drives. |
| AEC-Q100 Grade | Qualified - manufactured using automotive-specific flows with zero-defect screening for safety-critical systems. |
Pinout & Package
SI82F99BBE-IS3R uses a narrow-body 16-pin SOIC package (7.5 mm × 10.3 mm, 1.27 mm pitch) with creepage ≥8.0 mm and clearance ≥7.5 mm. Pin 1 is VIA; pins 12 and 13 are NC. Isolation barrier separates logic side (pins 1–8, 16) from power side (pins 9–11, 14–15).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIA | Non-inverting logic input for gate driver A | Accepts CMOS-level PWM or control signal; active-high, Schmitt-triggered, deglitch-filtered. |
| VDDA | Gate driver A power supply | Supplies 5–30 V to high-side output stage; monitored by independent UVLO circuit. |
| VOA | Gate driver A output | Current-source output with SelVCD™ and integrated Miller clamp; connects directly to power switch gate. |
| GNDA | Gate driver A ground | Return path for high-side gate loop; isolated from logic ground (GNDI) and low-side ground (GNDB). |
| VDDB | Gate driver B power supply | Supplies 5–30 V to low-side output stage; independently monitored UVLO prevents asymmetric failure. |
| VOB | Gate driver B output | Current-source output synchronized with VOA; Miller clamp engages during VOB turn-off transition. |
| GNDB | Gate driver B ground | Return path for low-side gate loop; galvanically isolated from GNDA and GNDI. |
| VDDI | Logic input power supply | 3–20 V supply for input logic, isolation modulator, and internal LDO; UVLO triggers safe shutdown. |
| GNDI | Logic input ground | Reference for all logic inputs (VIA, EN, DT, SPD±); forms isolation barrier with GNDA/GNDB. |
| VIB | Non-inverting logic input for gate driver B | Not used in SI82F99x configuration - pin is NC per ordering guide; SI82F99 uses PWM input instead. |
| EN | Active-high enable input | Drives both VOA and VOB low when deasserted; terminates operation within tDID (typ. 25 ns) and resumes within tEID (typ. 40 ns). |
| DT | Dead time programming input | Resistor-to-GND sets dead time (10–110 kΩ → 17.3–190 ns); connect to VDDI to disable dead time and overlap protection. |
| SPD+ | Sourcing current programming input | Resistor-to-GND selects one of eight sourcing current levels (0.5–10 A typical); enables dynamic voltage control. |
| SPD− | Sinking current programming input | Resistor-to-GND selects one of eight sinking current levels (0.5–10 A typical); Miller clamp uses SPD7− setting. |
| PWM | Single-input control for both channels | Replaces VIA/VIB in SI82F99x - high = VOA high / VOB low; low = VOA low / VOB high; enables half-bridge operation. |
Key Features
| Feature | Design Value |
|---|---|
| Selectable Variable Current Drive (SelVCD™) | Eight discrete sourcing/sinking current levels (0.5–10 A) set via SPD± resistors - eliminates gate resistors and enables precise dV/dt control. |
| Integrated Miller Clamp | Automatically engages at VMCTA/B threshold during VOH→VOL transitions - clamps Miller current without external components. |
| Programmable Dead Time | User-configurable 17–190 ns delay between VOA/VOB edges via single RDT resistor - prevents shoot-through in half-bridge circuits. |
| High-Voltage Logic Inputs | CMOS-compatible, Schmitt-triggered, deglitch-filtered inputs tolerant up to 20 V - immune to noise in noisy power environments. |
| Independent Dual UVLO | Separate undervoltage lockout on VDDI, VDDA, and VDDB - ensures safe shutdown if any supply drops below threshold. |
| Automotive-Grade Construction | AEC-Q100 qualified with zero-defect manufacturing flow - validated for 15-year service life in automotive powertrain applications. |
Applications
| Onboard Charger (OBC) | Motor Inverter |
|---|---|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in EV charging systems with SiC MOSFETs operating at 100+ kHz switching frequency. IC Role / Device Role / Timing Role: High-side/low-side gate driver providing isolated, skew-controlled, current-source drive to half-bridge legs with programmable dead time. Use Value: Enables zero-voltage switching (ZVS) through precise timing control and eliminates gate resistor thermal loss, improving OBC efficiency by ≥1.2% at 11 kW. |
Use Scenario: Traction inverter for 400 V/800 V battery systems driving permanent magnet synchronous motors (PMSM) with field-oriented control. IC Role / Device Role / Timing Role: Isolated dual gate driver delivering synchronized, high-CMTI, current-limited gate signals to SiC half-bridges with integrated Miller clamp. Use Value: Prevents false turn-on during high-dv/dt commutation events and reduces EMI by 8 dBμV through controlled dV/dt via SelVCD™. |
| Industrial UPS | DC-DC Converter |
Use Scenario: Double-conversion uninterruptible power supply with IGBT-based three-phase inverter delivering clean 230 VAC output during grid outage. IC Role / Device Role / Timing Role: Reinforced-isolation gate driver ensuring safe separation between control logic and 600 V DC bus while maintaining <5 ns skew. Use Value: Meets UL 62368-1 2 MOPP requirement and extends system MTBF by 3× versus optocoupled alternatives due to silicon isolation reliability. |
Use Scenario: High-density 48 V–12 V isolated DC-DC converter using GaN HEMTs in active-clamp forward topology with 1 MHz switching. IC Role / Device Role / Timing Role: Fast-propagation, low-skew gate driver supporting high-frequency operation with dynamic current adjustment via SPD± pins. Use Value: Reduces gate drive losses by 65% versus resistor-based drivers and enables soft-switching through precise current-source turn-on/turn-off control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated dual gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8239BBE-IS3R | Universal configuration (VIA/VIB inputs), no PWM pin; same isolation, SelVCD™, and package; lacks dedicated PWM input mode. | Better suited for dual independent gate drive (e.g., two separate switches) rather than half-bridge phase-leg control. | Select SI82F99BBE-IS3R when PWM-driven half-bridge operation is required; choose Si8239BBE-IS3R for asynchronous dual-channel control. |
| UCC5390SCDR | Texas Instruments part with 5.7 kVRMS isolation, 100 kV/µs CMTI, fixed 4-A sourcing/4-A sinking, no SelVCD™ or SPD± programming. | Lacks current-level programmability and Miller clamp; requires external gate resistors and clamping diodes. | Choose SI82F99BBE-IS3R when design requires dynamic dV/dt control, elimination of gate resistors, or automotive qualification; UCC5390SCDR suits cost-sensitive industrial designs without those needs. |
Compared with Si8239BBE-IS3R and UCC5390SCDR, SI82F99BBE-IS3R uniquely combines PWM-input half-bridge operation, eight-level SelVCD™ current control, and integrated Miller clamp in an AEC-Q100-qualified package - enabling higher efficiency, lower EMI, and simplified layout in automotive and high-reliability power systems.
Availability
SI82F99BBE-IS3R is available at Aetrix Electronics and suitable for onboard chargers, motor inverters, and industrial UPS systems requiring stable component supply, automotive-grade reliability, and reinforced isolation compliance.
Supply support for SI82F99BBE-IS3R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies for wireless, automotive, and industrial markets.
The Si82Fx family was designed specifically for high-reliability isolated gate driving in electric vehicle power systems and industrial motor controls, leveraging proprietary silicon-dioxide capacitive isolation to replace aging optocoupler-based solutions.
FAQ
What is the isolation rating and safety certification status of the SI82F99BBE-IS3R?
The SI82F99BBE-IS3R provides 6 kVRMS reinforced isolation rated for 1 minute and is pending UL 1577 recognition, CSA 62368-1 and 60601-1 (2 MOPP), VDE 60747-17, and CQC GB4943.1 certifications. Its 1500 VRMS working voltage and 10 kV bipolar surge capability meet stringent automotive and industrial safety requirements. SI82F99BBE-IS3R achieves this using Skyworks' silicon-dioxide capacitive isolation technology, not optocouplers.
How does the SelVCD™ technology in SI82F99BBE-IS3R eliminate the need for external gate resistors?
SI82F99BBE-IS3R's SelVCD™ operates as a precision current source - its sourcing and sinking output currents are programmable across eight levels (0.5–10 A) via SPD+ and SPD− pins. Because the driver delivers controlled current directly to the power switch gate, no external resistor is needed to limit peak current or shape dV/dt. This also enables the integrated Miller clamp to function effectively without voltage drop across a series resistor.
What is the function of the DT pin on the SI82F99BBE-IS3R, and how is dead time programmed?
The DT pin on SI82F99BBE-IS3R programs dead time between VOA and VOB transitions using an external resistor (RDT) connected to GNDI. RDT values from 10 kΩ to 110 kΩ yield dead times from 17.3 ns to 190 ns per Equation 1 (tDT = 1.73 × RDT + 5.74). Connecting DT to VDDI disables dead time insertion and overlap protection, allowing universal dual-driver operation. A 0.1 µF capacitor in parallel improves noise immunity.
Does the SI82F99BBE-IS3R support both high-side/low-side and dual independent configurations?
No - SI82F99BBE-IS3R is exclusively a High-Side/Low-Side configuration device with a single PWM input controlling both channels (VOA high/VOB low when PWM high; VOA low/VOB high when PWM low). It does not support independent VIA/VIB control like the Si82F39x or Si82F29x variants. The pinout omits VIB and repurposes that bond pad for PWM functionality.
What UVLO thresholds are available for the SI82F99BBE-IS3R, and how are they selected?
SI82F99BBE-IS3R offers four factory-set UVLO thresholds: 4 V, 8 V, 12 V, or 15 V on VDDA and VDDB, with matching thresholds on VDDI. These are fixed per device variant and selected at order time - not user-programmable. The 8 V, 12 V, and 15 V versions maintain output current within ±10% over temperature and process; the 4 V version holds ±15%. SI82F99BBE-IS3R uses the 12 V UVLO variant.
SI82F99BBE-IS3R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Approval Agency:
- -
SI82F99BBE-IS3R FAQ
1.How can I place an order for SI82F99BBE-IS3R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI82F99BBE-IS3R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI82F99BBE-IS3R reliable?
The price and inventory of SI82F99BBE-IS3R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI82F99BBE-IS3R is usually 5 days.
3.What payment methods are accepted for SI82F99BBE-IS3R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI82F99BBE-IS3R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI82F99BBE-IS3R?
SI82F99BBE-IS3R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI82F99BBE-IS3R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI82F99BBE-IS3R?
For technical support, including SI82F99BBE-IS3R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI82F99BBE-IS3R requirements.
6.How does Aetrix verify that SI82F99BBE-IS3R is sourced from the original manufacturer or authorized distributors?
All SI82F99BBE-IS3R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI82F99BBE-IS3R meets industry standards.
7.What is the process for return or replacement of SI82F99BBE-IS3R?
All SI82F99BBE-IS3R units undergo pre-shipment inspection (PSI). If there is an issue with SI82F99BBE-IS3R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI82F99BBE-IS3R part is unused and in its original packaging.
Return procedure for SI82F99BBE-IS3R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI82F99BBE-IS3R Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
