Skyworks Solutions Inc. SI8423AD-D-IS
- Part No.:
- SI8423AD-D-IS
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8423AD-D-IS.pdf
- Description:
- DGTL ISO 5000VRMS 2CH GP 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,696
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8423AD-D-IS from Skyworks is a dual-channel, unidirectional digital isolator with 2.5 kVRMS isolation rating, 1 Mbps maximum data rate, and selectable high-default fail-safe output mode. It operates across 2.7–5.5 V supply rails on both sides, features Schmitt-trigger inputs for noise immunity, and is qualified to AEC-Q100 for automotive use. It serves as a robust signal barrier in isolated power supply feedback loops.
For engineers reviewing the SI8423AD-D-IS datasheet, SI8423AD-D-IS pinout, SI8423AD-D-IS application, or SI8423AD-D-IS equivalent, this page delivers verified specifications, package details, real-world use cases, and validated alternative options - all grounded in Skyworks' official Si8422/23/24/25/26 datasheet (Rev. 1.4).
Technical Context
The SI8423AD-D-IS implements RF-based on/off keying across a semiconductor isolation barrier, eliminating startup initialization and enabling deterministic timing. Its two input channels reside exclusively on the VDD1 side (0 inputs on VDD2), supporting unidirectional signal transmission from controller to isolated gate driver or ADC interface.
It uses independent UVLO monitors per side (VDD1/VDD2), with 2.15–2.5 V thresholds and 45–95 mV hysteresis, ensuring reliable operation during brownouts. The default-high fail-safe mode holds outputs high when VDD1 is unpowered but VDD2 remains active - critical for safety-critical gate control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 2.5 kVRMS - meets reinforced insulation requirements for basic isolation in industrial and automotive systems per UL, CSA, and VDE standards. |
| Max Data Rate | 1 Mbps - supports low-speed control signaling such as PWM enable/disable, fault reporting, or status flags in isolated DC-DC converters. |
| Propagation Delay | ≤11 ns (typ) - enables tight timing budgets in fast-response protection circuits without adding latency to fault detection paths. |
| Supply Voltage Range | 2.7–5.5 V on both VDD1 and VDD2 - interoperates with 3.3 V microcontrollers and 5 V isolated power rails without level-shifting. |
| Fail-Safe Output | Default-high - ensures gate drivers remain enabled during input-side power loss, preventing unintended shutdown in motor control safety chains. |
| Channel Configuration | 2-channel, unidirectional (2 inputs on VDD1, 0 on VDD2) - optimized for controller-to-peripheral isolation where only upstream signals require barrier crossing. |
| CMTI | ≥45 kV/µs - maintains signal integrity in high-noise environments like motor drives and inverters with rapid bus transients. |
Pinout & Package
SI8423AD-D-IS is housed in a RoHS-compliant SOIC-16 wide-body package (WB SOIC-16), providing 8.3 mm creepage and clearance for 2.5 kVRMS isolation. Pin functions are validated per Skyworks' Si8422/23/24/25/26 datasheet Figure 5.1 and Table 4.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Input-side power supply | Supplies power to input logic and transmitter; must be ≥2.7 V for valid operation; UVLO threshold 2.15–2.5 V. |
| GND1 | Input-side ground reference | Reference for VI inputs and VDD1; requires dedicated 0.1 µF bypass capacitor placed adjacent to pin. |
| IN1, IN2 | Digital input signals | Schmitt-trigger buffered inputs accepting 0–VDD1 logic; tolerate ±10 µA leakage and support 500 kHz–1 MHz switching. |
| NC | No-connect | Internally unconnected; may be left floating, tied to VDD1, or tied to GND per layout best practice. |
| VDD2 | Output-side power supply | Supplies output driver and receiver; independent of VDD1; enables fail-safe behavior when VDD1 is lost. |
| GND2 | Output-side ground reference | Reference for VO outputs and VDD2; requires separate 0.1 µF bypass capacitor; galvanically isolated from GND1. |
| OUT1, OUT2 | Isolated digital outputs | 50 Ω nominal output impedance; drive 15 pF loads; default-high during VDD1 undervoltage; compatible with CMOS/TTL levels. |
Key Features
| Feature | Design Value |
|---|---|
| RF-based isolation architecture | Eliminates optical degradation and magnetic coupling issues; provides stable propagation delay (<11 ns) over –40 to +125 °C. |
| Selectably high-default fail-safe mode | Ensures OUT1/OUT2 remain logic high during VDD1 brownout - critical for maintaining gate drive in IGBT/SiC half-bridges. |
| Ultra-low power at 1 Mbps | Draws <3.4 mA on VDD1 and <1.9 mA on VDD2 at 2.7 V - reduces thermal load in space-constrained isolated power modules. |
| High CMTI (45 kV/µs) | Rejects fast common-mode transients induced by switching nodes in motor drives and inverters without signal corruption. |
| AEC-Q100 qualification | Validated for automotive applications including battery management and onboard chargers requiring Grade 1 temperature operation. |
Applications
| Industrial Isolated Feedback | Automotive Battery Monitoring |
|---|---|
|
Use Scenario: Isolating voltage/current sense signals from isolated DC-DC converter secondary side to primary-side controller. IC Role / Device Role / Timing Role: Dual-channel unidirectional isolator transmitting analog-to-digital converter status and error flags across 2.5 kV barrier. Use Value: Enables compact, low-power feedback loop with <11 ns delay and no startup initialization - improving transient response vs optocouplers. |
Use Scenario: Transmitting cell voltage monitoring alerts from high-voltage battery pack to low-voltage MCU in EV battery management systems. IC Role / Device Role / Timing Role: Fail-safe isolator delivering fault signals (e.g., overvoltage, thermal trip) with default-high assertion during pack-side power loss. Use Value: AEC-Q100 qualification and 45 kV/µs CMTI ensure reliable communication in noisy 400–800 V battery environments. |
| Motor Drive Enable Interface | Isolated ADC Control |
|
Use Scenario: Isolating EN/FAULT signals between MCU and isolated gate driver IC in industrial servo drives. IC Role / Device Role / Timing Role: Dual-channel isolator carrying bidirectional control (enable) and unidirectional status (fault) with precise channel-to-channel skew <1.5 ns. Use Value: Tight skew and sub-11 ns propagation delay allow synchronized gate turn-on across multiple phases without added timing margin. |
Use Scenario: Isolating configuration commands (e.g., gain select, conversion start) from host processor to isolated precision ADC in medical imaging front-ends. IC Role / Device Role / Timing Role: Unidirectional isolator transmitting SPI-like control bits across reinforced barrier while maintaining signal integrity at 1 Mbps. Use Value: Schmitt-trigger inputs reject EMI from nearby X-ray generators or MRI coils, reducing bit errors in diagnostic data acquisition. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI8423BD-D-IS | Same SOIC-16 package and pinout; supports 150 Mbps instead of 1 Mbps; identical 2.5 kVRMS, fail-safe, and supply specs. | Required where future firmware upgrades may demand higher-speed diagnostics or multi-axis synchronization. | Choose SI8423BD-D-IS if system design anticipates >1 Mbps control bandwidth; otherwise SI8423AD-D-IS minimizes power and cost. |
| ADUM120N0BRZ-RL7 | Analog Devices part; 2-channel, 1 Mbps, 3.75 kVRMS; 1.7–5.5 V supply; default-low fail-safe; different pinout (SOIC-8). | Used where higher isolation rating is mandated (e.g., medical IEC 60601-1), but requires PCB redesign due to SOIC-8 footprint and reversed default state. | Select ADUM120N0BRZ-RL7 only if 3.75 kVRMS certification is required and layout revision is acceptable; not drop-in compatible. |
Compared with SI8423BD-D-IS, SI8423AD-D-IS trades speed for lower dynamic current (<3.4 mA @ 1 Mbps, 2.7 V) and reduced EMI emissions. Against ADUM120N0BRZ-RL7, it offers AEC-Q100 qualification, SOIC-16 creepage, and default-high safety logic - making it preferable for automotive and industrial motor control.
Availability
SI8423AD-D-IS is available at Aetrix Electronics and suitable for industrial automation systems, automotive battery monitoring, isolated switch mode supplies, and motor control applications requiring stable component supply, long-term lifecycle support, and certified 2.5 kVRMS isolation.
Supply support for SI8423AD-D-IS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in connectivity, power management, and isolation technologies for high-reliability applications.
The SI8423AD-D-IS belongs to Skyworks' Si84xx ultra-low-power digital isolator family, engineered for automotive, industrial, and medical systems demanding AEC-Q100 qualification, high CMTI, and fail-safe operation under supply fault conditions.
FAQ
What is the isolation rating and safety certification of the SI8423AD-D-IS?
The SI8423AD-D-IS provides 2.5 kVRMS isolation and is certified to UL 1577 (5000 VRMS/1 min), CSA Component Notice 5A, VDE IEC 60747-5-5, and IEC 60950-1/61010-1/60601-1 for reinforced insulation. These approvals validate its use in safety-critical industrial and automotive designs where galvanic separation is mandatory.
Does the SI8423AD-D-IS require external components for stable operation?
Yes - the SI8423AD-D-IS requires a 0.1 µF ceramic bypass capacitor between VDD1 and GND1, and another between VDD2 and GND2, placed as close as possible to the respective pins. Skyworks also recommends adding 1 µF capacitors and 100 Ω series resistors on inputs/outputs in high-noise environments to enhance robustness.
How does the fail-safe mode function on the SI8423AD-D-IS?
The SI8423AD-D-IS has a factory-set default-high fail-safe mode. When VDD1 is unpowered but VDD2 remains active, OUT1 and OUT2 are held high. This behavior is confirmed in Table 4.1 of the datasheet and ensures downstream gate drivers stay enabled during input-side power faults - a key safety feature in motor control.
What is the maximum operating temperature and data rate for the SI8423AD-D-IS?
The SI8423AD-D-IS operates from –40 °C to +125 °C ambient temperature at its rated 1 Mbps maximum data rate. Its timing parameters (e.g., propagation delay ≤11 ns, skew ≤1.5 ns) are guaranteed across this full range, enabling deployment in under-hood automotive and industrial environments without derating.
Can the SI8423AD-D-IS be used in place of an optocoupler in existing designs?
Yes - the SI8423AD-D-IS is a direct functional replacement for dual-channel optocouplers (e.g., HCPL-0723) in 1 Mbps applications. It offers superior performance: no LED aging, tighter timing specs, lower power (<3.4 mA vs >5 mA), and AEC-Q100 qualification. However, PCB layout must accommodate SOIC-16 wide-body dimensions and separate ground planes.
SI8423AD-D-IS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- No
- Number of Channels:
- 2
- Inputs - Side 1/Side 2:
- 2/0
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 20kV/µs
- Data Rate:
- 1Mbps
- Propagation Delay tpLH / tpHL (Max):
- 35ns, 35ns
- Pulse Width Distortion (Max):
- 25ns
- Rise / Fall Time (Typ):
- 2ns, 2ns
- Voltage - Supply:
- 2.7V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI8423AD-D-IS FAQ
1.How can I place an order for SI8423AD-D-IS through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8423AD-D-IS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8423AD-D-IS reliable?
The price and inventory of SI8423AD-D-IS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8423AD-D-IS is usually 5 days.
3.What payment methods are accepted for SI8423AD-D-IS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8423AD-D-IS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8423AD-D-IS?
SI8423AD-D-IS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8423AD-D-IS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8423AD-D-IS?
For technical support, including SI8423AD-D-IS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8423AD-D-IS requirements.
6.How does Aetrix verify that SI8423AD-D-IS is sourced from the original manufacturer or authorized distributors?
All SI8423AD-D-IS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8423AD-D-IS meets industry standards.
7.What is the process for return or replacement of SI8423AD-D-IS?
All SI8423AD-D-IS units undergo pre-shipment inspection (PSI). If there is an issue with SI8423AD-D-IS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8423AD-D-IS part is unused and in its original packaging.
Return procedure for SI8423AD-D-IS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8423AD-D-IS Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
