Skyworks Solutions Inc. SI8622ET-AS2
- Part No.:
- SI8622ET-AS2
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Digital Isolators
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SI8622ET-AS2.pdf
- Description:
- AUTOMOTIVE LOW-POWER SINGLE AND
- Quantity:
- Payment:

- Shipping:

Inventory:2,959
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI8622ET-AS2 from Skyworks Solutions is a dual-channel, reinforced-isolation digital isolator in WB SOIC-16 package, supporting up to 150 Mbps data rate, <10 ns propagation delay, and 5 kVRMS isolation. It features selectable fail-safe output (default high), operates from 2.5–5.5 V per side, and delivers 5.5 mA/channel at 100 Mbps under 5 V supply - used in battery management systems and traction inverters requiring robust noise immunity and AEC-Q100 qualification.
For engineers reviewing the SI8622ET-AS2 datasheet, SI8622ET-AS2 pinout, SI8622ET-AS2 application, or SI8622ET-AS2 equivalent, this page provides verified specifications including VDE-reinforced insulation (0884-10), CMTI ≥60 kV/µs, channel-channel skew ≤2.5 ns, and automotive-grade thermal range (–40 to 125 °C) - critical for isolated gate drive and high-voltage subsystem design.
Technical Context
The SI8622ET-AS2 implements RF-based on/off keying across a semiconductor isolation barrier, eliminating startup initialization and enabling deterministic timing without external clocks. Its dual independent channels support bidirectional signal transfer with Schmitt-trigger inputs and fail-safe default-high logic state during VDD1 loss.
Each side includes independent undervoltage lockout (UVLO+ = 2.24 V, UVLO– = 2.16 V) and operates across 2.5–5.5 V supplies. The device achieves 0.5 ns typical channel-channel skew and 2 ns propagation delay skew, enabling precise synchronization in motor control feedback loops and isolated ADC interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate | DC to 150 Mbps - supports high-speed serial communication in real-time power control systems. |
| Propagation delay | 5.0–14 ns - ensures sub-15 ns latency for closed-loop response in inverters and servo drives. |
| Channel-channel skew | ≤2.5 ns - enables matched timing between dual feedback paths in isolated current/voltage sensing. |
| Isolation rating | 5 kVRMS reinforced (VDE 0884-10) - meets safety requirements for 1000 VAC working voltage in EV chargers. |
| CMTI | ≥60 kV/µs - suppresses false triggering in high-dV/dt environments like SiC/GaN half-bridges. |
| Supply voltage | 2.5–5.5 V per side - allows direct interfacing with 3.3 V microcontrollers and 5 V analog front-ends. |
| Fail-safe mode | Default high output - maintains safe logic state during primary-side power loss in BMS fault detection. |
Pinout & Package
SI8622ET-AS2 is housed in a wide-body SOIC-16 (WB SOIC-16) package with 8.3 mm creepage/clearance, certified for reinforced insulation per VDE 0884-10.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND1 (Pins 1, 7) | Side 1 ground reference | Provides low-impedance return path for input-side logic; must be decoupled with 0.1 µF capacitor near Pin 3. |
| VDD1 (Pin 3) | Side 1 power supply | Supplies 2.5–5.5 V to input-side transmitter; bypass capacitor required between Pin 3 and GND1. |
| A1 (Pin 4), A2 (Pin 5) | Side 1 digital I/O | Two independent input channels - accept 0.8–2.0 V logic low / 2.0–VDD1 logic high with Schmitt-trigger hysteresis. |
| GND2 (Pins 9, 16) | Side 2 ground reference | Isolated return for output-side circuitry; physically separated from GND1 to maintain 5 kVRMS barrier integrity. |
| VDD2 (Pin 14) | Side 2 power supply | Supplies 2.5–5.5 V to output-side receiver; requires separate 0.1 µF bypass capacitor to GND2. |
| B1 (Pin 13), B2 (Pin 12) | Side 2 digital I/O | Two isolated output channels - drive 4 mA loads with VOH ≥ VDD2–0.4 V and VOL ≤ 0.4 V at 4 mA sink. |
Key Features
| Feature | Design Value |
|---|---|
| Reinforced VDE 0884-10 certification | Enables single-package isolation for functional safety architectures in automotive BMS and OBC without external creepage extenders. |
| Selectably fail-safe (default high) | Guarantees active-high enable signal persists during input-side brownout - critical for gate driver disable logic in traction inverters. |
| 60 kV/µs CMTI (T-grade) | Prevents metastability in noisy 800 V DC-link environments where fast-switching SiC FETs generate >50 kV/µs transients. |
| Ultra-low power at 100 Mbps | Draws only 5.5 mA/channel @ 5 V - reduces thermal load in densely packed power modules compared to optocoupler alternatives. |
| 0.5 ns typical channel-channel skew | Supports time-aligned sampling of dual-phase current sensors in motor control, minimizing torque ripple from timing mismatch. |
Applications
| Battery Management System (BMS) | Traction Inverter Control |
|---|---|
Use Scenario: Isolating cell voltage monitoring and pack-level communication between high-voltage battery stack and MCU. IC Role / Device Role / Timing Role: Dual-channel isolator transfers analog front-end ADC data and fault signals across 500–900 V potential difference with <10 ns latency. Use Value: Reinforced 5 kVRMS rating eliminates need for additional isolation barriers; default-high fail-safe prevents false discharge commands during MCU reset. |
Use Scenario: Transmitting PWM gate signals from controller to isolated half-bridge drivers in 400–800 V EV inverters. IC Role / Device Role / Timing Role: Provides matched timing for upper/lower gate drive signals with ≤2.5 ns channel skew to minimize shoot-through risk. Use Value: 60 kV/µs CMTI withstands fast dV/dt from SiC switches; AEC-Q100 qualification ensures reliability over 15-year vehicle lifetime. |
| Onboard Charger (OBC) | Industrial Isolated ADC Interface |
Use Scenario: Isolating digital control signals between AC/DC PFC stage and DC/DC LLC stage in bi-directional OBCs. IC Role / Device Role / Timing Role: Transfers enable/disable and fault status across isolation boundary with no start-up delay or configuration overhead. Use Value: 150 Mbps capability supports high-resolution digital control loops; wide 2.5–5.5 V supply accommodates both 3.3 V MCU and 5 V gate driver rails. |
Use Scenario: Isolating SPI or parallel data lines from isolated delta-sigma ADCs in industrial motor drives. IC Role / Device Role / Timing Role: Delivers synchronized sample data with <5 ns pulse width distortion to preserve measurement accuracy. Use Value: Schmitt-trigger inputs reject EMI in factory-floor environments; 125 °C operation supports placement near heat-generating power stages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel digital isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADUM220N1BRZ | 2.5 kVRMS basic isolation; 100 Mbps max; 16-pin SOIC (narrow body); no AEC-Q100 grade | Limited to industrial automation; not qualified for automotive high-voltage subsystems | Choose for cost-sensitive non-automotive designs where 2.5 kVRMS suffices and layout space permits narrow SOIC. |
| ISO7721FDWR | 5 kVRMS reinforced; 100 Mbps; 8-pin SOIC; 3.3 V only; no fail-safe selection | Single-supply operation restricts use in mixed-voltage systems; fixed default-low output limits safety logic flexibility | Prefer when board space is constrained and only one supply rail exists; verify default-low behavior aligns with system fault strategy. |
Compared with ADUM220N1BRZ and ISO7721FDWR, SI8622ET-AS2 uniquely combines AEC-Q100 qualification, selectable default-high fail-safe, 150 Mbps bandwidth, and VDE-reinforced 5 kVRMS in a single WB SOIC-16 package - making it the only option qualified for automotive traction inverter gate drive isolation.
Availability
SI8622ET-AS2 is available at Aetrix Electronics and suitable for battery management systems, traction inverters, onboard chargers, and industrial isolated ADC interfaces requiring stable component supply across automotive and industrial production lifecycles.
Supply support for SI8622ET-AS2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and isolation technologies.
The Si86xx family was designed specifically for high-reliability, high-noise-immunity digital isolation in automotive and industrial power systems - emphasizing AEC-Q100 compliance, VDE-reinforced certification, and ultra-low power at multi-Mbps data rates.
FAQ
What is the isolation rating and safety certification of the SI8622ET-AS2?
The SI8622ET-AS2 provides 5 kVRMS reinforced isolation and is certified to UL 1577, CSA IEC 62368-1, VDE 0884-10 (reinforced), and CQC GB4943.1. These certifications validate its suitability for functional safety applications in automotive battery management and traction inverters where reinforced insulation is mandated.
Does the SI8622ET-AS2 require external configuration or initialization at power-up?
No, the SI8622ET-AS2 requires no external configuration or initialization. It begins transmitting valid data within 40 µs of VDD1/VDD2 reaching UVLO threshold (2.24 V), with outputs following input states immediately after start-up - simplifying firmware design and eliminating boot-time uncertainty in safety-critical systems.
What is the meaning of the "T" and "AS2" suffixes in SI8622ET-AS2?
The "T" denotes the VDE-reinforced insulation variant (0884-10 certified), while "AS2" specifies the automotive-grade temperature range (–40 to 125 °C) and AEC-Q100 qualification. Together, they confirm SI8622ET-AS2 meets automotive functional safety requirements for high-voltage subsystems such as onboard chargers and BMS.
How does the fail-safe mode operate in the SI8622ET-AS2?
The SI8622ET-AS2 is configured as default-high fail-safe: when VDD1 is unpowered but VDD2 remains active, outputs B1 and B2 remain logic high. This behavior is hard-coded by ordering option and ensures safe deactivation of downstream circuits (e.g., gate drivers) during input-side power loss - a critical feature in automotive fault-handling protocols.
Can the SI8622ET-AS2 interface directly with 3.3 V and 5 V logic families on opposite sides?
Yes, the SI8622ET-AS2 supports independent 2.5–5.5 V supplies on each side. Side 1 (A1/A2) can run at 3.3 V to interface with an MCU, while Side 2 (B1/B2) operates at 5 V to drive gate driver inputs - all without level-shifting components. Input thresholds (VIH = 2.0 V, VIL = 0.8 V) and output drive strength (VOH ≥ VDD–0.4 V) ensure robust interoperability.
SI8622ET-AS2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Capacitive Coupling
- Type:
- General Purpose
- Isolated Power:
- Yes
- Number of Channels:
- 2
- Inputs - Side 1/Side 2:
- 1/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 60kV/µs
- Data Rate:
- 150Mbps
- Propagation Delay tpLH / tpHL (Max):
- 13ns, 13ns
- Pulse Width Distortion (Max):
- 4.5ns
- Rise / Fall Time (Typ):
- 2.5ns, 2.5ns
- Voltage - Supply:
- 2.5V ~ 5.5V
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI8622ET-AS2 FAQ
1.How can I place an order for SI8622ET-AS2 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI8622ET-AS2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI8622ET-AS2 reliable?
The price and inventory of SI8622ET-AS2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI8622ET-AS2 is usually 5 days.
3.What payment methods are accepted for SI8622ET-AS2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI8622ET-AS2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI8622ET-AS2?
SI8622ET-AS2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI8622ET-AS2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI8622ET-AS2?
For technical support, including SI8622ET-AS2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI8622ET-AS2 requirements.
6.How does Aetrix verify that SI8622ET-AS2 is sourced from the original manufacturer or authorized distributors?
All SI8622ET-AS2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI8622ET-AS2 meets industry standards.
7.What is the process for return or replacement of SI8622ET-AS2?
All SI8622ET-AS2 units undergo pre-shipment inspection (PSI). If there is an issue with SI8622ET-AS2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI8622ET-AS2 part is unused and in its original packaging.
Return procedure for SI8622ET-AS2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI8622ET-AS2 Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
